Skip to main navigation Skip to search Skip to main content

asic-cells

Dataset

Description

This repository contains a set of (System)Verilog modules that can be used in ASIC design and FPGA prototyping.
Date made available25 Jan 2024
PublisherGitHub

Software license

  • Apache License 2.0

Access Dataset

Cite this