A 200 μA Duty-Cycled PLL for Wireless Sensor Nodes in 65 nm CMOS

Salvatore Drago, Domine M.W. Leenaerts, Bram Nauta, Fabio Sebastiano, Kofi A.A. Makinwa, Lucien J. Breems

Research output: Contribution to journalArticleScientificpeer-review

26 Citations (Scopus)
25 Downloads (Pure)

Abstract



Original languageUndefined/Unknown
Pages (from-to)1305-1315
Number of pages11
JournalIEEE Journal of Solid State Circuits
Volume45
Issue number7
DOIs
Publication statusPublished - 2010

Bibliographical note

Accepted Author Manuscript

Keywords

  • CMOS
  • duty-cycle
  • frequency stability
  • frequency synthesizer
  • fully integrated
  • PLL
  • ultra-low-power
  • wireless sensor networks
  • WSN

Cite this