Abstract
This paper presents a 15b cryo-CMOS DAC for multiplexed spin-qubit biasing implemented in a 22-nm FinFET process. The integrating-DAC architecture and the robust digitally-assisted high-voltage output stage enable a low power dissipation (157W) and small area (0.08mm2) independent of the number of biased qubits, and a 3V output range well beyond the nominal supply. This represents the first scalable solution for cryo-CMOS qubit biasing, which achieves a 1.8× better voltage resolution with a lower DNL over a 3× larger output range than the current state-of-the-art.
Original language | English |
---|---|
Title of host publication | 2022 IEEE Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2022 |
Place of Publication | Piscataway, NJ, USA |
Publisher | IEEE |
Pages | 228-229 |
ISBN (Electronic) | 978-1-6654-9772-5 |
DOIs | |
Publication status | Published - 2022 |
Event | 2022 IEEE Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2022 - Honolulu, United States Duration: 12 Jun 2022 → 17 Jun 2022 |
Publication series
Name | Digest of Technical Papers - Symposium on VLSI Technology |
---|---|
Volume | 2022-June |
ISSN (Print) | 0743-1562 |
Conference
Conference | 2022 IEEE Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2022 |
---|---|
Country/Territory | United States |
City | Honolulu |
Period | 12/06/22 → 17/06/22 |
Bibliographical note
Green Open Access added to TU Delft Institutional Repository 'You share, we take care!' - Taverne project https://www.openaccess.nl/en/you-share-we-take-careOtherwise as indicated in the copyright section: the publisher is the copyright holder of this work and the author uses the Dutch legislation to make this work public.