Abstract
This article presents a fully dynamic scalable switched-capacitor delta-sigma modulator that achieves a 94.1-dB dynamic range (DR). Power-and- bandwidth scalability by only changing the clock frequency is achieved using a capacitively biased and swing-enhanced floating inverter operational transconductance amplifier (OTA). Fabricated in a 180-nm CMOS process, the prototype achieves an signal-to-noise-and-distortion ratio (SNDR) of >87 dB across 4× scaling from 100 to 400 kHz of the sampling frequency f_ S. At 200-kHz f_ S , it achieves an SNDR/DR of 89.3/94.1 dB while consuming 4 μ W , leading to a DR-based Schreier figure of merit (FoM) of 177.1 dB.
Original language | English |
---|---|
Article number | 9607020 |
Pages (from-to) | 709-718 |
Number of pages | 10 |
Journal | IEEE Journal of Solid-State Circuits |
Volume | 57 |
Issue number | 3 |
DOIs | |
Publication status | Published - 2022 |
Bibliographical note
Green Open Access added to TU Delft Institutional Repository 'You share, we take care!' - Taverne project https://www.openaccess.nl/en/you-share-we-take-careOtherwise as indicated in the copyright section: the publisher is the copyright holder of this work and the author uses the Dutch legislation to make this work public.
Keywords
- Bandwidth (BW) scalable
- high resolution
- ultra-low power