Abstract
A 4 GHz third-order continuous-time ΔΣ ADC is presented with a loop filter topology that absorbs the pole caused by the input capacitance of its 4-bit quantizer and also compensates for the excess delay caused by the quantizer's latency. The ADC was implemented in 45 nm-LP CMOS and achieves 70 dB DR and -74 dBFS THD in a 125 MHz BW, while dissipating 260 mW from 1.1/1.8 V supply. The ADC occupies 0.9 mm 2 including the modulator, clock circuitry and decimation filter.
Original language | English |
---|---|
Pages (from-to) | 2857-2868 |
Number of pages | 12 |
Journal | IEEE Journal of Solid State Circuits |
Volume | 46 |
Issue number | 12 |
DOIs | |
Publication status | Published - 2011 |
Bibliographical note
Accepted Author ManuscriptKeywords
- Analog-to-digital conversion
- base stations
- CMOS analog integrated circuits
- continuous-time filters
- continuous-time sigma-delta modulation
- delta-sigma modulator
- multi-bit
- oversampling ADCs
- radio receivers
- wireless communication