A 6.4 nW 1.7% Relative Inaccuracy CMOS Temperature Sensor Utilizing Sub-thermal Drain Voltage Stabilization and Frequency Locked Loop

Teruki Someya, A. K.M.Mahfuzul Islam, Kenichi Okada

Research output: Contribution to journalArticleScientificpeer-review

3 Downloads (Pure)

Abstract

A 6.4 nW 1.7% relative inaccuracy (R-IA) CMOS sub-thermal drain voltage-based temperature sensor is proposed. The proposed stabilized sub-thermal drain voltage current generator achieves a highly linear PTAT output without nonlinearity fitting or post-fabrication trimming and increases the accuracy of the sensor. A combination of the current generator and a frequency-locked loop relaxes the tradeoff between power and temperature stability of the current-to-frequency converter and achieves supply voltage-independent operation. Measured results of the prototype fabricated in a 65-nm CMOS process show that the proposed temperature sensor has a -1.0/+0.7 °C inaccuracy (= R-IA of 1.7%) while achieving a resolution of 75 mK over a temperature range of -30 °C to 70 °C. The line sensitivity of the sensor is 2.8 °C/V.

Original languageEnglish
Article number9203868
Pages (from-to)458-461
Number of pages4
JournalIEEE Solid-State Circuits Letters
Volume3
DOIs
Publication statusPublished - 1 Jan 2020

Keywords

  • CMOS
  • low power
  • temperature sensing
  • temperature sensor
  • temperature-to-digital converter

Fingerprint Dive into the research topics of 'A 6.4 nW 1.7% Relative Inaccuracy CMOS Temperature Sensor Utilizing Sub-thermal Drain Voltage Stabilization and Frequency Locked Loop'. Together they form a unique fingerprint.

Cite this