A cache-based hardware accelerator for memory data movements

F Campos Soares Borrego

Research output: ThesisDissertation (TU Delft)

Original languageUndefined/Unknown
QualificationDoctor of Philosophy
Awarding Institution
  • Delft University of Technology
  • Goossens, Kees, Supervisor
Award date13 Oct 2008
Print ISBNs978-90-72298-01-0
Publication statusPublished - 2008


  • authored books
  • Diss. prom. aan TU Delft

Cite this