A CMOS Imager With Column-Level ADC Using Dynamic column Fixed-pattern Noise Reduction (U-SP-2-I-ICT)

Research output: Contribution to journalArticleScientificpeer-review

47 Citations (Scopus)
Original languageUndefined/Unknown
Pages (from-to)3007-3015
Number of pages9
JournalIEEE Journal of Solid State Circuits
Volume41
Issue number12
Publication statusPublished - 2006

Keywords

  • popular journal papers
  • CWTS 0.75 <= JFIS < 2.00

Cite this