A linear threshold gate implemantation in single electron technology

C Lageweg, SD Cotofana, S Vassiliadis

Research output: Chapter in Book/Conference proceedings/Edited volume › Conference contribution › Scientific › peer-review

85 Citations (Scopus)

Original language	Undefined/Unknown
Title of host publication	Proceedings
Editors	A Jacobs
Place of Publication	Los Alamitos
Publisher	IEEE
Pages	93-98
Number of pages	6
ISBN (Print)	0-7695-1056-6
Publication status	Published - 2001
Event	IEEE Computer Society Workshop on VLSI 2001: Emerging Technologies for VLSI Systems, Orlando - Los Alamitos Duration: 19 Apr 2001 → 20 Apr 2001

Name
Publisher	IEEE Computer Society

Conference	IEEE Computer Society Workshop on VLSI 2001: Emerging Technologies for VLSI Systems, Orlando
Period	19/04/01 → 20/04/01

Keywords

@inproceedings{522cc4b67d5245c283079d398059fbd6,

title = "A linear threshold gate implemantation in single electron technology",

keywords = "ZX Int.klas.verslagjaar < 2002",

author = "C Lageweg and SD Cotofana and S Vassiliadis",

year = "2001",

language = "Undefined/Unknown",

isbn = "0-7695-1056-6",

publisher = "IEEE ",

pages = "93--98",

editor = "{A Jacobs}",

booktitle = "Proceedings",

address = "United States",

note = "null ; Conference date: 19-04-2001 Through 20-04-2001",

}

TY - GEN

T1 - A linear threshold gate implemantation in single electron technology

AU - Lageweg, C

AU - Cotofana, SD

AU - Vassiliadis, S

PY - 2001

Y1 - 2001

KW - ZX Int.klas.verslagjaar < 2002

M3 - Conference contribution

SN - 0-7695-1056-6

SP - 93

EP - 98

BT - Proceedings

A2 - A Jacobs, null

PB - IEEE

CY - Los Alamitos

Y2 - 19 April 2001 through 20 April 2001

ER -