A Low-Power Microcontroller in a 40-nm CMOS Using Charge Recycling

Kristof Blutman, Ajay Kapoor, Arjun Majumdar, Jacinto Garcia Martinez, Juan Echeverri, Leo Sevat, Arnoud P. van der Wel, Hamed Fatemi, Kofi A.A. Makinwa

Research output: Contribution to journalArticleScientificpeer-review

11 Citations (Scopus)
34 Downloads (Pure)

Abstract

A 40-nm microcontroller featuring voltage stacked memory and logic is presented. This involved connecting the power domains of the memory and logic in series, such that the ground of one power domain is connected to the positive supply rail of the other. In this paper, an ARM Cortex-M0+ and its peripherals are powered from 0 V to VDD, while its 4-kB ROM and the 16-kB SRAM are powered from VDD to 2 VDD. Since the memory and logic will, in general, draw different supply currents, the midrail VDD is provided by an on-chip switched capacitor voltage regulator (SCVR). To allow a direct comparison of voltage stacking with a conventional single supply, it can be turned off by configuring the SCVR to power both the memory and logic from 0 V and VDD. Turning on voltage stacking results in 96% power conversion efficiency, while the active converter area is reduced by 2.6 ×. Despite the use of a smaller SCVR, the voltage stacking reduces the supply noise by 3.4 dB and the output voltage drops from 58 to 36 mV.

Original languageEnglish
Article number7815353
Pages (from-to)950-960
Number of pages11
JournalIEEE Journal of Solid State Circuits
Volume52
Issue number4
DOIs
Publication statusPublished - 2017

Bibliographical note

Accepted Author Manuscript

Keywords

  • Balanced voltage islands
  • charge recycling
  • level shifter
  • microcontrollers
  • power management
  • switched capacitor regulators
  • voltage stacking

Fingerprint

Dive into the research topics of 'A Low-Power Microcontroller in a 40-nm CMOS Using Charge Recycling'. Together they form a unique fingerprint.

Cite this