Abstract
Alternatives to CMOS logic circuit implementations are under research for future scaled electronics. Memristor crossbar-based logic circuit is one of the promising candidates to at least partially replace CMOS technology, which is facing many challenges such as reduced scalability, reliability, and performance gain. Memristor crossbar offers many advantages including scalability, high integration density, nonvolatility, etc. The state-of-the-art for memristor crossbar logic circuit design can only implement simple and small circuits. This paper proposes a mapping methodology of large Boolean logic circuits on memristor crossbar. Appropriate place-and-route schemes, to efficiently map the circuits on the crossbar, as well as several optimization schemes are also proposed. To illustrate the potential of the methodology, a multibit adder and other nine more complex benchmarks are studied; the delay, area and power consumption induced by both crossbar and its CMOS control part are evaluated.
Original language | English |
---|---|
Pages (from-to) | 311-323 |
Number of pages | 13 |
Journal | IEEE Transactions on Computer - Aided Design of Integrated Circuits and Systems |
Volume | 37 |
Issue number | 2 |
DOIs | |
Publication status | Published - 2018 |
Bibliographical note
Accepted Author ManuscriptKeywords
- Evaluation
- logic design
- mapping
- memristor crossbar