Abstract
Current implementations of quantum computers suffer from large numbers of control lines per qubit, becoming unmanageable with system scale up. Here, we discuss a sparse spin-qubit architecture featuring integrated control electronics significantly reducing the off-chip wire count. This quantum-classical hardware integration closes the feasibility gap towards a CMOS quantum computer.
| Original language | English |
|---|---|
| Title of host publication | 2019 IEEE International Electron Devices Meeting, IEDM 2019 |
| Editors | Mariko Takayanagi |
| Publisher | IEEE |
| Number of pages | 4 |
| Volume | 2019-December |
| ISBN (Electronic) | 9781728140315 |
| DOIs | |
| Publication status | Published - 2019 |
| Event | 65th Annual IEEE International Electron Devices Meeting, IEDM 2019 - San Francisco, United States Duration: 7 Dec 2019 → 11 Dec 2019 |
Conference
| Conference | 65th Annual IEEE International Electron Devices Meeting, IEDM 2019 |
|---|---|
| Country/Territory | United States |
| City | San Francisco |
| Period | 7/12/19 → 11/12/19 |
Bibliographical note
Green Open Access added to TU Delft Institutional Repository ‘You share, we take care!’ – Taverne project https://www.openaccess.nl/en/you-share-we-take-care Otherwise as indicated in the copyright section: the publisher is the copyright holder of this work and the author uses the Dutch legislation to make this work public.Fingerprint
Dive into the research topics of 'A sparse spin qubit array with integrated control electronics'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver