Accelerating RRAM Testing with a Low-cost Computation-in-Memory based DFT

Research output: Chapter in Book/Conference proceedings/Edited volumeConference contributionScientificpeer-review

7 Citations (Scopus)
26 Downloads (Pure)


Emerging non-volatile resistive RAM (RRAM) device technology has shown great potential to cultivate not only high-density memory storage, but also energy-efficient computing units. However, the unique challenges related to RRAM fabrication process render the traditional memory testing solutions inefficient and inadequate for high product quality. This paper presents low-cost design-for-testability (DFT) solutions that augment the testing process and improve the fault coverage. A computation-in-memory (CIM) based DFT is realized to expedite the detection and diagnosis of faults by developing logic designs involving multi-row activation. A novel addressing scheme is introduced to facilitate the diagnosis of faults. Reconfigurable logic designs are developed to detect unique RRAM faults that offer features such as programmable reference generations, period, and voltage of operation. DFT implementations are validated on a post-layout extracted platform and testing sequences are introduced by incorporating the proposed DFTs. Results show that more than 2.3× speedup and better coverage are achieved with 6× area reduction when compared with state-of-the-art solutions.
Original languageEnglish
Title of host publicationProceedings - 2022 IEEE International Test Conference, ITC 2022
EditorsCristina Ceballos
Place of PublicationPiscataway
Number of pages10
ISBN (Electronic)978-1-6654-6270-9
ISBN (Print)978-1-6654-6271-6
Publication statusPublished - 2022
Event2022 IEEE International Test Conference (ITC) - Anaheim, United States
Duration: 23 Sept 202230 Sept 2022

Publication series

NameProceedings - International Test Conference
ISSN (Print)1089-3539


Conference2022 IEEE International Test Conference (ITC)
Country/TerritoryUnited States

Bibliographical note

Green Open Access added to TU Delft Institutional Repository 'You share, we take care!' - Taverne project
Otherwise as indicated in the copyright section: the publisher is the copyright holder of this work and the author uses the Dutch legislation to make this work public.


  • Design-for-testability (DFT)
  • Testing RRAM
  • computation-in-memory (CIM)
  • binary logic
  • RRAM defects


Dive into the research topics of 'Accelerating RRAM Testing with a Low-cost Computation-in-Memory based DFT'. Together they form a unique fingerprint.

Cite this