ALMARVI Execution Platform: Heterogeneous Video Processing SoC Platform on FPGA

Joost Hoozemans, Jeroen van Straten, Timo Viitanen, Aleksi Tervo, Jiri Kadlec, Zaid Al-Ars*

*Corresponding author for this work

Research output: Contribution to journalArticleScientificpeer-review

7 Citations (Scopus)
204 Downloads (Pure)


The proliferation of processing hardware alternatives allows developers to use various customized computing platforms to run their applications in an optimal way. However, porting application code on custom hardware requires a lot of development and porting effort. This paper describes a heterogeneous computational platform (the ALMARVI execution platform) comprising of multiple communicating processors that allow easy programmability through an interface to OpenCL. The ALMARVI platform uses processing elements based on both VLIW and Transport Triggered Architectures (ρ-VEX and TCE cores, respectively). It can be implemented on Zynq devices such as the ZedBoard, and supports OpenCL by means of the pocl (Portable OpenCL) project and our ALMAIF interface specification. This allows developers to execute kernels transparently on either processing elements, thereby allowing to optimize execution time with minimal design and development effort.

Original languageEnglish
Pages (from-to)61-73
Number of pages13
JournalJournal of Signal Processing Systems
Issue number1
Publication statusPublished - 2019


  • OpenCL
  • pocl
  • rVEX
  • TCE
  • TTA
  • ZYNQ


Dive into the research topics of 'ALMARVI Execution Platform: Heterogeneous Video Processing SoC Platform on FPGA'. Together they form a unique fingerprint.

Cite this