Analysis of (linked) address decoder faults

A. J. van de Goor*, G. N. Gaydadjiev

*Corresponding author for this work

Research output: Contribution to conferencePaperScientificpeer-review

4 Citations (Scopus)

Abstract

The complexity of memory tests arises when linked faults are taken into consideration. Usually only the class of linked faults in the memory cell array have been taken into consideration, while the class of linked faults involving address decoder faults has been ignored. This paper gives an overview of the most important and commonly used fault models, including the disturb fault model. It derives a set of conditions march tests have to satisfy in order to detect address decoder faults (AFs) when they are not linked; these conditions are shown to be dependent on the memory technology (SRAM and DRAM). Next, a set of conditions for march tests are derived to detect linked AFs (linked with other AFs or linked with faults in the memory cell array). The paper concludes with the analysis of a set of well-known march tests for the fault coverage of unlinked and linked AFs. Many of the widely used tests are shown not to be able to detect all (linked) AFs.

Original languageEnglish
Pages13-20
Number of pages8
Publication statusPublished - 1997
EventProceedings of the 1997 IEEE International Workshop on Memory Technology, Design and Testing, MTDT'97 - San Jose, CA, USA
Duration: 11 Aug 199712 Aug 1997

Conference

ConferenceProceedings of the 1997 IEEE International Workshop on Memory Technology, Design and Testing, MTDT'97
CitySan Jose, CA, USA
Period11/08/9712/08/97

Fingerprint

Dive into the research topics of 'Analysis of (linked) address decoder faults'. Together they form a unique fingerprint.

Cite this