Clock generation

Naser Pourmousavian; Teerachot Siriburanon; Feng Wei Kuo; Masoud Babaie; Robert Bogdan Staszewski

Clock generation

Naser Pourmousavian, Teerachot Siriburanon, Feng Wei Kuo, Masoud Babaie, Robert Bogdan Staszewski

Electronics

Research output: Chapter in Book/Conference proceedings/Edited volume › Chapter › Scientific › peer-review

Abstract

In modern transceivers, clock generation and planning is one of the key aspects. As a matter of fact, with the increasing occupation of the spectrum and with the increasing use of discrete front ends, non-idealities such as reciprocal mixing are getting more and more critical. This chapter presents the different techniques to enhance the performance of the clock generation especially for all-digital phase locked loops (PLLs) (ADPLLs).

Original language	English
Title of host publication	Digitally Enhanced Mixed Signal Systems
Publisher	Institution of Engineering and Technology
Pages	255-288
Number of pages	34
ISBN (Electronic)	9781785616099
Publication status	Published - 2019

Cite this

@inbook{adcee1c3085441eea0449fadd3fdaa8c,

title = "Clock generation",

abstract = "In modern transceivers, clock generation and planning is one of the key aspects. As a matter of fact, with the increasing occupation of the spectrum and with the increasing use of discrete front ends, non-idealities such as reciprocal mixing are getting more and more critical. This chapter presents the different techniques to enhance the performance of the clock generation especially for all-digital phase locked loops (PLLs) (ADPLLs).",

author = "Naser Pourmousavian and Teerachot Siriburanon and Kuo, {Feng Wei} and Masoud Babaie and Staszewski, {Robert Bogdan}",

year = "2019",

language = "English",

pages = "255--288",

booktitle = "Digitally Enhanced Mixed Signal Systems",

publisher = "Institution of Engineering and Technology",

address = "United Kingdom",

}

TY - CHAP

T1 - Clock generation

AU - Pourmousavian, Naser

AU - Siriburanon, Teerachot

AU - Kuo, Feng Wei

AU - Babaie, Masoud

AU - Staszewski, Robert Bogdan

PY - 2019

Y1 - 2019

N2 - In modern transceivers, clock generation and planning is one of the key aspects. As a matter of fact, with the increasing occupation of the spectrum and with the increasing use of discrete front ends, non-idealities such as reciprocal mixing are getting more and more critical. This chapter presents the different techniques to enhance the performance of the clock generation especially for all-digital phase locked loops (PLLs) (ADPLLs).

AB - In modern transceivers, clock generation and planning is one of the key aspects. As a matter of fact, with the increasing occupation of the spectrum and with the increasing use of discrete front ends, non-idealities such as reciprocal mixing are getting more and more critical. This chapter presents the different techniques to enhance the performance of the clock generation especially for all-digital phase locked loops (PLLs) (ADPLLs).

UR - http://www.scopus.com/inward/record.url?scp=85114969533&partnerID=8YFLogxK

M3 - Chapter

AN - SCOPUS:85114969533

SP - 255

EP - 288

BT - Digitally Enhanced Mixed Signal Systems

PB - Institution of Engineering and Technology

ER -

Clock generation

Abstract

Other files and links

Fingerprint

Cite this