Customisation of on-chip network interconnects and experiments in field-programmable gate arrays

JY Hur, TP Stefanov, JSSM Wong, KGW Goossens

Research output: Contribution to journal › Article › Scientific › peer-review

9 Citations (Scopus)

Original language	English
Pages (from-to)	59-68
Number of pages	10
Journal	IET Computers and Digital Techniques
Volume	6
Issue number	1
DOIs	https://doi.org/10.1049/iet-cdt.2010.0105
Publication status	Published - 2012

Access to Document

@article{3a7fedbda084414d9d94f4f50b6d8de9,

title = "Customisation of on-chip network interconnects and experiments in field-programmable gate arrays",

author = "JY Hur and TP Stefanov and JSSM Wong and KGW Goossens",

year = "2012",

doi = "10.1049/iet-cdt.2010.0105",

language = "English",

volume = "6",

pages = "59--68",

journal = "IET Computers and Digital Techniques",

issn = "1751-8601",

publisher = "John Wiley \& Sons",

number = "1",

}

TY - JOUR

T1 - Customisation of on-chip network interconnects and experiments in field-programmable gate arrays

AU - Hur, JY

AU - Stefanov, TP

AU - Wong, JSSM

AU - Goossens, KGW

PY - 2012

Y1 - 2012

UR - https://www.scopus.com/pages/publications/84856203380

U2 - 10.1049/iet-cdt.2010.0105

DO - 10.1049/iet-cdt.2010.0105

M3 - Article

SN - 1751-8601

VL - 6

SP - 59

EP - 68

JO - IET Computers and Digital Techniques

JF - IET Computers and Digital Techniques

IS - 1

ER -