Development of Wafer Level Package Platform for High Reliability Crossover MCUs

V. Thukral, Gaurav Sharma*, MengYao Su, Craig Beddingfield, Nishant Lakhera

*Corresponding author for this work

Research output: Chapter in Book/Conference proceedings/Edited volumeConference contributionScientificpeer-review

10 Downloads (Pure)

Abstract

Fan in and fan out wafer level packages are primarily used in the industry for applications in handheld consumer electronic products. The key benefits of wafer level package (WLP) are small form factor, reduced cost, improved electrical and thermal performance. WLP investigated in this study are directly surface mounted on PCB and have no intermediate substrate. Direct mount of package on PCB, leads to significant CTE mismatch between the package and board which stresses the package solder joint, leading to cyclic fatigue induced solder joint cracking. To overcome the solder joint cracking, stiffer solder alloys have been evaluated. However, higher stiffness of the solder alloy shifts the cyclic stress induced failure, from the solder joint to the package metal interconnect layers. Moreover, WLP on advanced silicon node have fragile low-k and extremely low-k back end of line dielectric layers that also crack or delaminate in cyclic fatigue. In this work extensive WLP platform development has been done with following DOE variables; multi-layer package routing, dielectric materials, die thickness, PCB design. Developed packages passed and outperformed the following product reliability qualification conditions - high temperature storage life (150°C, 1000 hours), highly accelerated stress test (110°C / 85%RH / Bias, 264 hours), component level temperature cycling (-55 °C to 125 °C, 1000 cycles), board level temperature cycling (-40 °C to 125 °C, 500 cycles) and board level drop test (1500g/0.5ms, 30 drops). Excellent reliability, functional performance, and successful chip package integration was achieved for WLP for crossover MCU products.

Original languageEnglish
Title of host publicationDevelopment of Wafer Level Package Platform for High Reliability Crossover MCUs
Pages266-272
Number of pages7
Volume2023
DOIs
Publication statusPublished - 2024

Fingerprint

Dive into the research topics of 'Development of Wafer Level Package Platform for High Reliability Crossover MCUs'. Together they form a unique fingerprint.

Cite this