Abstract
The high level of realism of spiking neuron networks and their complexity require a substantial computational resources limiting the size of the realized networks. Consequently, the main challenge in building complex and biologically-accurate spiking neuron network is largely set by the high computational and data transfer demands. In this paper, we implement several efficient models of the spiking neurons with characteristics such as axon conduction delays and spike timing-dependent plasticity. Experimental results indicate that the proposed real-time data-flow learning network architecture allows the capacity of over 2800 (depending on the model complexity) biophysically accurate neurons in a single FPGA device.
Original language | English |
---|---|
Title of host publication | Proceedings - 30th IEEE International System on Chip Conference, SOCC 2017 |
Editors | M. Alioto, H. Li, J. Becker, U. Schlichtmann, R. Sridhar |
Place of Publication | Piscataway, NJ |
Publisher | IEEE |
Pages | 163-168 |
Number of pages | 6 |
ISBN (Electronic) | 978-1-5386-4034-0 |
ISBN (Print) | 978-1-5386-4035-7 |
DOIs | |
Publication status | Published - 2017 |
Event | SOCC 2017: 30th IEEE International System on Chip Conference (SOCC) - Hotel Novotel , Munich, Germany Duration: 5 Aug 2017 → 8 Sept 2017 Conference number: 30 |
Conference
Conference | SOCC 2017 |
---|---|
Country/Territory | Germany |
City | Munich |
Period | 5/08/17 → 8/09/17 |
Keywords
- Digital spiking neuron cells
- neuron network
- learning network
- real-time data-flow architecture