ESRAM Reliability: Why is it still not optimally solved?

Daniel Kraak, Mottaqiallah Taouil, Said Hamdioui, Pieter Weckx, Stefan Cosemans, Francky Catthoor

Research output: Chapter in Book/Conference proceedings/Edited volumeConference contributionScientificpeer-review

1 Citation (Scopus)

Abstract

As technology scales down, the impact of variability due to process variation and aging increases. In order to guarantee an optimal design with a low failure rate, it is crucial to take into account the impact of these sources of variability. Prior work on SRAM reliability has mainly focused on estimating the impact of this variability on the memory cell array, while the peripheral circuitry and the complete memory circuit have received little attention. This study analyzes the impact of aging on a complete 14nm FinFET SRAM circuit. In this analysis, it is investigated how the memory's individual components contribute to the memory's overall degradation. In addition, it is investigated how the application-dependent aging impacts the memory. The results of this work show that, depending on the investigated metric, the peripheral circuitry has a significantly higher contribution to the overall degradation of the memory than the cell array. In addition, the degradation of the memory is shown to be strongly dependent on the application. Overall, the results of this study emphasize that the impact of the peripheral circuitry and the application-dependent aging must be taken into account during design in order to optimally solve SRAM reliability.

Original languageEnglish
Title of host publicationProceedings - 2020 15th IEEE International Conference on Design and Technology of Integrated Systems in Nanoscale Era, DTIS 2020
Place of PublicationPiscataway, NJ, USA
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Number of pages6
ISBN (Electronic)9781728154268
DOIs
Publication statusPublished - 2020
Event15th IEEE International Conference on Design and Technology of Integrated Systems in Nanoscale Era, DTIS 2020 - Marrakesh, Morocco
Duration: 1 Apr 20203 Apr 2020
Conference number: 15

Conference

Conference15th IEEE International Conference on Design and Technology of Integrated Systems in Nanoscale Era, DTIS 2020
Abbreviated titleDTIS 2020
Country/TerritoryMorocco
CityMarrakesh
Period1/04/203/04/20
OtherVirtual/online event due to COVID-19

Keywords

  • Aging
  • Embedded SRAM
  • Memory
  • Variability

Fingerprint

Dive into the research topics of 'ESRAM Reliability: Why is it still not optimally solved?'. Together they form a unique fingerprint.

Cite this