Evaluation of Single Event Upset Susceptibility of FinFET-based SRAMs with Weak Resistive Defects

Thiago Copetti, Guilherme Cardoso Medeiros, Mottaqiallah Taouil, Said Hamdioui, Leticia Bolzani Poehls, Tiago Balen

Research output: Contribution to journalArticleScientificpeer-review

9 Downloads (Pure)

Abstract

Fin Field-Effect Transistor (FinFET) technology enables the continuous downscaling of Integrated Circuits (ICs), using the Complementary Metal-Oxide Semiconductor (CMOS) technology in accordance with the More Moore domain. Despite demonstrating improvements on short channel effect and overcoming the growing leakage problem of planar CMOS technology, the continuity of feature size miniaturization tends to increase sensitivity to Single Event Upsets (SEUs) caused by ionizing particles, especially in blocks with higher transistor densities such as Static Random-Access Memories (SRAMs). Variation during the manufacturing process has introduced different types of defects that directly affect the SRAM's reliability, such as weak resistive defects. As some of these defects may cause dynamic faults, which require more than one consecutive operation to sensitize the fault at the logic level, traditional test approaches may fail to detect them, and test escapes may occur. These undetected faults, associated with weak resistive defects, may affect the FinFET-based SRAM reliability during its lifetime. In this context, this paper proposes to investigate the impact of ionizing particles on the reliability of FinFET-based SRAMs in the presence of weak resistive defects. Firstly, a TCAD model of a FinFET-based SRAM cell is proposed allowing the evaluation of the ionizing particle’s impact. Then, SPICE simulations are performed considering the current pulse parameters obtained with TCAD. In this step, weak resistive defects are injected into the FinFET-based SRAM cell. Results show that weak defects can positively or negatively influence the cell reliability against SEUs caused by ionizing particles.
Original languageEnglish
Pages (from-to)383-394
Number of pages12
JournalJournal of Electronic Testing: Theory and Applications (JETTA)
Volume37
Issue number3
DOIs
Publication statusPublished - 2021

Keywords

  • SRAMs
  • FinFET
  • Resistive Defect
  • TCAD
  • SEU
  • Reliability
  • Single Event Transient Modeling
  • Resistive defects
  • Single event transient modeling

Fingerprint

Dive into the research topics of 'Evaluation of Single Event Upset Susceptibility of FinFET-based SRAMs with Weak Resistive Defects'. Together they form a unique fingerprint.

Cite this