Memristive device modeling and circuit design exploration for computation-in-memory

Anne Siemon; Dirk Wouters; Said Hamdioui; Stephan Menzel

doi:10.1109/ISCAS.2019.8702600

Memristive device modeling and circuit design exploration for computation-in-memory

Anne Siemon, Dirk Wouters, Said Hamdioui, Stephan Menzel

Quantum & Computer Engineering

Research output: Chapter in Book/Conference proceedings/Edited volume › Conference contribution › Scientific › peer-review

16 Citations (Scopus)

Abstract

Memristive devices can be exploited for memory as well as logic operation paving the way for non von-Neumann Computation-In-Memory architectures. To validate the potential of such architectures accurate compact models for the memristive devices are required. As a standard device is not available, evaluating the performance of such an architecture is ambiguous. This paper proposes a flexible model for bipolar, filamentary switching, redox-based memristive devices. The model does catch both the device resistance ratio as well as the nonlinearity of the switching kinetics. It is used to perform design exploration for three memristive based circuit design (IMPLY, MAGIC and CRS) for computation-in-memory architectures.

Original language	English
Title of host publication	2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings
Publisher	Institute of Electrical and Electronics Engineers (IEEE)
Volume	2019-May
ISBN (Electronic)	9781728103976
DOIs	https://doi.org/10.1109/ISCAS.2019.8702600
Publication status	Published - 2019
Event	2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Sapporo, Japan Duration: 26 May 2019 → 29 May 2019

Conference

Conference	2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019
Country/Territory	Japan
City	Sapporo
Period	26/05/19 → 29/05/19

Keywords

Compact model
CRS
IMPLY
Logic-in-memory
MAGIC
Memristor

Access to Document

10.1109/ISCAS.2019.8702600

Cite this

@inproceedings{372feafccd474d819fd436f3eb40b30d,

title = "Memristive device modeling and circuit design exploration for computation-in-memory",

abstract = "Memristive devices can be exploited for memory as well as logic operation paving the way for non von-Neumann Computation-In-Memory architectures. To validate the potential of such architectures accurate compact models for the memristive devices are required. As a standard device is not available, evaluating the performance of such an architecture is ambiguous. This paper proposes a flexible model for bipolar, filamentary switching, redox-based memristive devices. The model does catch both the device resistance ratio as well as the nonlinearity of the switching kinetics. It is used to perform design exploration for three memristive based circuit design (IMPLY, MAGIC and CRS) for computation-in-memory architectures.",

keywords = "Compact model, CRS, IMPLY, Logic-in-memory, MAGIC, Memristor",

author = "Anne Siemon and Dirk Wouters and Said Hamdioui and Stephan Menzel",

year = "2019",

doi = "10.1109/ISCAS.2019.8702600",

language = "English",

volume = "2019-May",

booktitle = "2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings",

publisher = "Institute of Electrical and Electronics Engineers (IEEE)",

address = "United States",

note = "2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 ; Conference date: 26-05-2019 Through 29-05-2019",

}

Siemon, A, Wouters, D, Hamdioui, S & Menzel, S 2019, Memristive device modeling and circuit design exploration for computation-in-memory. in 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings. vol. 2019-May, 8702600, Institute of Electrical and Electronics Engineers (IEEE), 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019, Sapporo, Japan, 26/05/19. https://doi.org/10.1109/ISCAS.2019.8702600

Memristive device modeling and circuit design exploration for computation-in-memory. / Siemon, Anne; Wouters, Dirk; Hamdioui, Said et al.
2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings. Vol. 2019-May Institute of Electrical and Electronics Engineers (IEEE), 2019. 8702600.

Research output: Chapter in Book/Conference proceedings/Edited volume › Conference contribution › Scientific › peer-review

TY - GEN

T1 - Memristive device modeling and circuit design exploration for computation-in-memory

AU - Siemon, Anne

AU - Wouters, Dirk

AU - Hamdioui, Said

AU - Menzel, Stephan

PY - 2019

Y1 - 2019

N2 - Memristive devices can be exploited for memory as well as logic operation paving the way for non von-Neumann Computation-In-Memory architectures. To validate the potential of such architectures accurate compact models for the memristive devices are required. As a standard device is not available, evaluating the performance of such an architecture is ambiguous. This paper proposes a flexible model for bipolar, filamentary switching, redox-based memristive devices. The model does catch both the device resistance ratio as well as the nonlinearity of the switching kinetics. It is used to perform design exploration for three memristive based circuit design (IMPLY, MAGIC and CRS) for computation-in-memory architectures.

AB - Memristive devices can be exploited for memory as well as logic operation paving the way for non von-Neumann Computation-In-Memory architectures. To validate the potential of such architectures accurate compact models for the memristive devices are required. As a standard device is not available, evaluating the performance of such an architecture is ambiguous. This paper proposes a flexible model for bipolar, filamentary switching, redox-based memristive devices. The model does catch both the device resistance ratio as well as the nonlinearity of the switching kinetics. It is used to perform design exploration for three memristive based circuit design (IMPLY, MAGIC and CRS) for computation-in-memory architectures.

KW - Compact model

KW - CRS

KW - IMPLY

KW - Logic-in-memory

KW - MAGIC

KW - Memristor

UR - http://www.scopus.com/inward/record.url?scp=85066785194&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2019.8702600

DO - 10.1109/ISCAS.2019.8702600

M3 - Conference contribution

AN - SCOPUS:85066785194

VL - 2019-May

BT - 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings

PB - Institute of Electrical and Electronics Engineers (IEEE)

T2 - 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019

Y2 - 26 May 2019 through 29 May 2019

ER -

Memristive device modeling and circuit design exploration for computation-in-memory

Abstract

Conference

Keywords

Access to Document

Other files and links

Fingerprint

Cite this