| Original language | English |
|---|---|
| IPC | G06N |
| Priority date | 1/07/12 |
| Publication status | Published - 2018 |
Bibliographical note
Patent: OCT19-073Applicant: TNO
Research output
- 2 Patent
-
Method for executing a quantum error correction cycle in a quantum computer
Poletto, S. (Inventor), DiCarlo, L. (Inventor) & Versluis, R. (Inventor), 2021, Patent No. US11,194,659, Priority date 27 Sept 2016Research output: Patent
-
Method for executing a quantum error correction cycle in a quantum computer
DiCarlo, L. (Inventor), Versluis, R. (Inventor) & Poletto, S. (Inventor), 2018, Priority date 27 Sept 2016, Priority No. EP3300004Research output: Patent
Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver