Abstract
The characterization of nanometer CMOS transistors of different aspect ratios at deep-cryogenic temperatures (4 K and 100 mK) is presented for two standard CMOS technologies (40 nm and 160 nm). A detailed understanding of the device physics at those temperatures was developed and captured in an augmented MOS11/PSP model. The accuracy of the proposed model is demonstrated by matching simulations and measurements for DC and time-domain at 4 K and, for the first time, at 100 mK.
Original language | English |
---|---|
Title of host publication | 2017 47th European Solid-State Device Research Conference, ESSDERC 2017 |
Editors | Jo Boeck, De, Georges Gielen |
Publisher | Editions Frontieres |
Pages | 58-61 |
Number of pages | 4 |
ISBN (Electronic) | 978-150905978-2 |
DOIs | |
Publication status | Published - 12 Oct 2017 |
Event | ESSDERC-ESSCIRC 2017: 47th European Solid-State Device Research Conference - 43rd European Solid-State Circuits Conference - Leuven, Belgium Duration: 11 Sept 2017 → 14 Sept 2017 https://www.esscirc-essderc2017.org/ |
Conference
Conference | ESSDERC-ESSCIRC 2017 |
---|---|
Country/Territory | Belgium |
City | Leuven |
Period | 11/09/17 → 14/09/17 |
Internet address |