Single slope analog-to-digital converter

MF Snoeij; AJP Theuwissen; JH Huijsing

Single slope analog-to-digital converter

MF Snoeij (Inventor), AJP Theuwissen (Inventor), JH Huijsing (Inventor)

Electronic Instrumentation

Research output: Patent

Abstract

A single-slope ADC, particularly suitable for use in a massive-parallel ADC architecture in a readout circuit of a CMOS imager. A plurality of ramp signals are generated which define non-overlapping sub-ranges of the full input range. For each ADC channel, the sub-range in which the voltage of the input signal falls is determined, and the corresponding ramp signal is selected for use in the A/D conversion. Thus, the speed of the A/D conversion process can be increased and the power consumption decreased.

Original language	English
Patent number	US7924207 B2
Priority date	12/04/11
Publication status	Published - 12 Apr 2011

Keywords

Elektrotechniek
Techniek

Access to Document

https://worldwide.espacenet.com/publicationDetails/biblio?CC=US&NR=7924207B2&KC=B2&FT=D

Cite this

@misc{01625ca61d674e12b4e66025e2bcef7e,

title = "Single slope analog-to-digital converter",

abstract = "A single-slope ADC, particularly suitable for use in a massive-parallel ADC architecture in a readout circuit of a CMOS imager. A plurality of ramp signals are generated which define non-overlapping sub-ranges of the full input range. For each ADC channel, the sub-range in which the voltage of the input signal falls is determined, and the corresponding ramp signal is selected for use in the A/D conversion. Thus, the speed of the A/D conversion process can be increased and the power consumption decreased.",

keywords = "Elektrotechniek, Techniek",

author = "MF Snoeij and AJP Theuwissen and JH Huijsing",

year = "2011",

month = apr,

day = "12",

language = "English",

type = "Patent",

note = "US7924207 B2",

}

TY - PAT

T1 - Single slope analog-to-digital converter

AU - Snoeij, MF

AU - Theuwissen, AJP

AU - Huijsing, JH

PY - 2011/4/12

Y1 - 2011/4/12

N2 - A single-slope ADC, particularly suitable for use in a massive-parallel ADC architecture in a readout circuit of a CMOS imager. A plurality of ramp signals are generated which define non-overlapping sub-ranges of the full input range. For each ADC channel, the sub-range in which the voltage of the input signal falls is determined, and the corresponding ramp signal is selected for use in the A/D conversion. Thus, the speed of the A/D conversion process can be increased and the power consumption decreased.

AB - A single-slope ADC, particularly suitable for use in a massive-parallel ADC architecture in a readout circuit of a CMOS imager. A plurality of ramp signals are generated which define non-overlapping sub-ranges of the full input range. For each ADC channel, the sub-range in which the voltage of the input signal falls is determined, and the corresponding ramp signal is selected for use in the A/D conversion. Thus, the speed of the A/D conversion process can be increased and the power consumption decreased.

KW - Elektrotechniek

KW - Techniek

M3 - Patent

M1 - US7924207 B2

ER -

Single slope analog-to-digital converter

Abstract

Keywords

Access to Document

Fingerprint

Cite this