Spurious-free time-to-digital conversion in an ADPLL using short dithering sequences

K Waheed, RB Staszewski, F Dulger, MS Ullah, SD Vamvakos

Research output: Contribution to journal › Article › Scientific › peer-review

22 Citations (Scopus)

Original language	English
Pages (from-to)	2051-2060
Number of pages	10
Journal	IEEE Transactions on Circuits and Systems Part 1: Regular Papers
Volume	58
Issue number	9
DOIs	https://doi.org/10.1109/TCSI.2011.2163981
Publication status	Published - 2011

Keywords

@article{3f599da9f7f047808de433d360f428ec,

title = "Spurious-free time-to-digital conversion in an ADPLL using short dithering sequences",

keywords = "CWTS 0.75 <= JFIS < 2.00",

author = "K Waheed and RB Staszewski and F Dulger and MS Ullah and SD Vamvakos",

year = "2011",

doi = "10.1109/TCSI.2011.2163981",

language = "English",

volume = "58",

pages = "2051--2060",

journal = "IEEE Transactions on Circuits and Systems Part 1: Regular Papers",

issn = "1549-8328",

publisher = "Institute of Electrical and Electronics Engineers (IEEE)",

number = "9",

}

TY - JOUR

T1 - Spurious-free time-to-digital conversion in an ADPLL using short dithering sequences

AU - Waheed, K

AU - Staszewski, RB

AU - Dulger, F

AU - Ullah, MS

AU - Vamvakos, SD

PY - 2011

Y1 - 2011

KW - CWTS 0.75 <= JFIS < 2.00

U2 - 10.1109/TCSI.2011.2163981

DO - 10.1109/TCSI.2011.2163981

M3 - Article

SN - 1549-8328

VL - 58

SP - 2051

EP - 2060

JO - IEEE Transactions on Circuits and Systems Part 1: Regular Papers

JF - IEEE Transactions on Circuits and Systems Part 1: Regular Papers

IS - 9

ER -