Tile Architecture and Hardware Implementation for Computation-in-Memory

Research output: Chapter in Book/Conference proceedings/Edited volumeConference contributionScientificpeer-review

5 Citations (Scopus)


Computation-in-memory (CIM) shows great promise for specific applications by employing emerging (non-volatile) memory technologies such as memristors for both storage and compute, greatly reducing energy consumption, and improving performance. Based on our own observations, we can clearly perceive the contours of a generic approach encompassing the use of a memristor array – using technologies such as PCM and ReRAM. In this paper, we present a new instruction-set architecture (ISA) to control a single CIM-tile that comprises the analog memory array itself and all necessary analog and digital periphery. The newly introduced ISA provides the following advantages: (1) flexibility in programming new CIM functionalities by simply rescheduling the instructions from the ISA, (2) definition of a simulation framework, (3) a hardware implementation of the digital periphery, and (4) a design-space exploration of specific CIM-tile operations targeting the aforementioned technologies. For (1), we defined our own compiler that can translate CIM-tile operations to a sequence of instructions from our ISA. The implementation of the digital periphery is synthesized with the 15 nm Nangate library and results regarding power/energy and area are presented. Finally, the design-space exploration is made possible by using the technology-specific parameters with values that have been verified by accurate technology models. All codes of the compiler and simulator as well as the HDL code of the digital periphery are publicly available.
Original languageEnglish
Title of host publicationProceedings - 2021 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2021
Subtitle of host publicationProceedings
EditorsCristina Ceballos
Place of PublicationPiscataway
Number of pages6
ISBN (Electronic)978-1-6654-3946-6
ISBN (Print)978-1-6654-3947-3
Publication statusPublished - 2021
Event2021 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) - Virtual at Tampa, United States
Duration: 7 Jul 20219 Jul 2021

Publication series

NameProceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI
ISSN (Print)2159-3469
ISSN (Electronic)2159-3477


Conference2021 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)
Country/TerritoryUnited States
CityVirtual at Tampa


  • Architecture
  • computation in memory
  • instruction set
  • memristor


Dive into the research topics of 'Tile Architecture and Hardware Implementation for Computation-in-Memory'. Together they form a unique fingerprint.

Cite this