Vertical silicon-on-nothing FET: subthreshold slope calculation using compact capacitance model

B Svilicic, V Jovanovic, T Suligoj

    Research output: Contribution to journalArticleScientificpeer-review

    2 Citations (Scopus)
    Original languageUndefined/Unknown
    Pages (from-to)1-4
    Number of pages4
    JournalInformacije MIDEM: journal of microelectronics, electric components and materials
    Issue number1
    Publication statusPublished - 2008


    • academic journal papers
    • CWTS JFIS < 0.75

    Cite this