Wrapper design for the reuse of a bus, network-on-chip, or other functional interconnects at test access mechanism

A Amory, KGW Goossens, E Marinissen, M Lubaszewski, F Moraes

Research output: Contribution to journalArticleScientificpeer-review

32 Citations (Scopus)
Original languageUndefined/Unknown
Pages (from-to)197-206
Number of pages10
JournalIET Computers and Digital Techniques
Issue number3
Publication statusPublished - 2007

Bibliographical note



  • academic journal papers
  • CWTS JFIS < 0.75

Cite this