

## Resistive and CTAT Temperature Sensors in a Silicon Carbide CMOS Technology

Romijn, Joost; Middelburg, Luke M.; Vollebregt, Sten; el Mansouri, Brahim; van Zeijl, Henk W.; May, Alexander ; Erlbacher , Tobias ; Zhang, Guoqi; Sarro, Pasqualina M.

**DOI**

[10.1109/SENSORS47087.2021.9639845](https://doi.org/10.1109/SENSORS47087.2021.9639845)

**Publication date**

2021

**Document Version**

Final published version

**Published in**

2021 IEEE Sensors

**Citation (APA)**

Romijn, J., Middelburg, L. M., Vollebregt, S., el Mansouri, B., van Zeijl, H. W., May, A., Erlbacher, T., Zhang, G., & Sarro, P. M. (2021). Resistive and CTAT Temperature Sensors in a Silicon Carbide CMOS Technology. In *2021 IEEE Sensors: Proceedings* (pp. 1-4). Article 9639845 (Proceedings of IEEE Sensors; Vol. 2021-October). IEEE. <https://doi.org/10.1109/SENSORS47087.2021.9639845>

**Important note**

To cite this publication, please use the final published version (if applicable).  
Please check the document version above.

**Copyright**

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

**Takedown policy**

Please contact us and provide details if you believe this document breaches copyrights.  
We will remove access to the work immediately and investigate your claim.

***Green Open Access added to TU Delft Institutional Repository***

***'You share, we take care!' - Taverne project***

**<https://www.openaccess.nl/en/you-share-we-take-care>**

Otherwise as indicated in the copyright section: the publisher is the copyright holder of this work and the author uses the Dutch legislation to make this work public.



## II. TECHNOLOGY OVERVIEW

The reported 4H-SiC CMOS technology is used for the fabrication of 100mm multi-project wafers (Fig. 1). The front-end-of-line is a double well process in an n-type epitaxial layer, providing the n-well, p-well, n++ and p++ design layers for device design. The back-end-of-line employs silicides by an RTA process to form ohmic contacts to the n++ and p++ layers. The MOSFET gate material is polysilicon, which offers local interconnect possibilities. A single metallization layer is included for all other interconnections. The CTAT CMOS circuit (Fig. 2) is integrated alongside the monolithic resistors.

## III. RESULTS AND DISCUSSION

### A. Resistance Characterization

Resistive test structures are characterized on wafer-level by means of 4-point measurement on 30 dies. A semi-automatic MicroTech Cascade probe station is used in combination with an Agilent 4156C Precision Semiconductor Parameter Analyzer and the setup is controlled through IC-CAP measurement software. The chuck in the probe station is temperature controlled and measurements are performed at stable temperature.

The normalized sheet resistance of the doped n++ SiC and polysilicon layers is extracted for different temperatures




Fig. 3 Normalized resistance ( $R/R_{max}$ ) of the doped n++ SiC and polysilicon layers for different temperatures in a), exhibiting a negative and positive TCR respectively. The resistance is extracted from IV curves in b) biased in the linear region (-0.1V to 0.1V) through a linear fit on 101 data points in Matlab, of which the inverse slope gives the resistance. The errorbars correspond to the standard deviation.

in the range of 25-200°C by measuring Van der Pauw Greek cross structures (Fig. 3). The other doped layers could not be measured in this way, as they are not isolated from the substrate. The polysilicon layer has a positive temperature coefficient of resistance (TCR) that is linear in the measured range, with a maximum change of 15%. This corresponds to reported values in literature [22,23]. In contrast, the doped n++ layer has a negative TCR and is not linear in the measured range, with a maximum change of 19%. Dopant atoms in hexagonal silicon carbide have higher ionization energies compared to the cubic silicon crystal structure. Therefore, the dopant atoms are not fully ionized at room temperature [24], explaining the negative TCR and non-linear behavior. Though the doped n++ layer has a larger variation, the non-linear TCR is a drawback.

Next, resistors are integrated and measured over the 20V operating range of the SiC CMOS (Fig. 4a), in which the resistors show linear behavior. There is a small deviation between the results found from the sheet resistance measurement and the integrated resistors, which is likely due to very different bias conditions (-0.1-0.1V for the Van der Pauw structures). The maximum deviation in resistance of the monolithic resistors is 20%. Furthermore, the n++ integrated resistor is measured and compared with its p++ counterpart (Fig. 4b). This reveals that the p++ layer has a significantly higher sensitivity to temperature increase, reaching a change in resistance up to 79%. The difference is again attributed to the ionization energy, as the aluminum




Fig. 4 Comparison of the normalized resistance ( $R/R_{max}$ ) for different temperatures of doped n++ SiC in a), showing a small deviation between the sheet resistance and specific value resistors. The doped n++ and p++ SiC layers are compared in b), revealing a much higher TCR for the doped p++ SiC layer. The errorbars correspond to the standard deviation.




Fig. 5 Response of the CTAT in a) for different current biasing and a temperature of 25°C, listing the bias voltage  $V_{SNC}$  and differential outputs  $V_{GS1}$  and  $V_{GS2}$ . For a selection of current bias conditions, the differential output is plotted in b) for different temperatures. Linear fits are added to each respective curve, of which the slope gives the sensitivity in V/K.

p-type dopant shows a larger variation in the fraction of ionized dopants compared to phosphorus or nitrogen over this temperature range [24].

### B. CTAT

The five-transistor diode-based CTAT (Fig. 2) is characterized by a logarithmic sweep of its current biasing  $I_{SNC}$  in the range of  $10^{-8}$ - $10^{-5}$ A. The corresponding voltage bias  $V_{SNC}$  and differential outputs  $V_{GS1}$  and  $V_{GS2}$  are measured (Fig. 5a). The magnitude of the differential output ( $V_{GS2}-V_{GS1}$ ) depends on the current bias but is also sensitive to temperature. To visualize this, four bias levels are selected, and the corresponding differential output is plotted and fitted to a linear curve for different temperature points (Fig. 5b). The resulting sensor sensitivities are in the range of -3.3mV/K to -7.5mV/K, of which the highest sensitivity corresponds to a current bias of  $10^{-6}$ A. This sensitivity is two times higher than the previously reported temperature sensor in this technology [21], within this temperature range.

### C. Outlook

The DC response of a small and large inverter [20] is characterized for 25°C and 200°C (Fig. 6). The difference in response is negligible, except for a lower output voltage for the large inverter. This suggests that one can expect similar behavior of digital circuits at 200°C, operated at low frequencies. This prospect would allow sensor integration




Fig. 6 DC response of a large ( $40\times 6\ \mu\text{m}$  NMOS and  $160\times 6\ \mu\text{m}$  PMOS) and small ( $20\times 6\ \mu\text{m}$  NMOS and  $80\times 6\ \mu\text{m}$  PMOS) inverter at 25°C and 200°C. Both an increasing sweep ‘ $\wedge$ ’ and decreasing sweep ‘ $\vee$ ’ are performed for each case. The switching voltage is close to 10V and no difference is observed for the different geometry or temperatures.

with readout electronics and potentially even larger systems, that can have application in these harsher environments. Future work on analog circuits and integrated systems will further reveal the capabilities and limitations of integrated SiC sensors and electronics.

## IV. CONCLUSIONS

We presented resistive and CMOS temperature sensors in a 4H-SiC  $6\ \mu\text{m}$  CMOS technology. The resistive sensors consist of polysilicon, n++ doped and p++ doped design layers, of which the p++ doped layer showed the largest change in resistance of 79% over a range of 25-200°C. Due to higher ionization energies in hexagonal crystal structures with respect to cubic ones such as silicon, the resistive sensors have negative TCR and non-linear responses.

Furthermore, a five-transistor CTAT was implemented in CMOS and characterized for different external bias currents. The device showed a maximum sensitivity of -7.5mV/K for a bias current of  $1\ \mu\text{A}$  and linear behavior over a temperature range of 25-165°C, which is an improvement by a factor two with respect to previous results in this technology.

Finally, the response of two different sized inverters is reported as preliminary investigation of the effect of temperature on readout electronics. No effect in the DC analysis was observed, which indicates negligible change of behavior of low frequency digital electronics. Future work on the effect of temperature on the readout electronics will further reveal the capability of integrated SiC systems for application in high temperature environments.

## ACKNOWLEDGMENT

The authors thank the Delft University of Technology Else Kooi Laboratory staff and the Fraunhofer IISB laboratory staff for processing support. Furthermore the authors thank the Dutch Technology Foundation (STW), which is part of The Netherlands Organization for Scientific Research (NWO), and which is partly funded by the Ministry of Economic Affairs, for financially supporting this work under project number 16247.

## References

- [1] J. Hornberger, A. B. Lostetter, K. J. Olejniczak, T. McNutt, S. M. Lal and A. Mantooh, "Silicon-carbide (SiC) semiconductor power electronics for extreme high-temperature environments", in *IEEE Aerospace Conference*, vol. 4, pp. 2538—2555, 2004.
- [2] F. Roccaforte, P. Fiorenza, G. Greco, R. L. Nigro, F. Giannazzo, A. Patti and M. Saggio, "Challenges for energy efficient wide band gap semiconductor power devices", *Physica Status Solidi A*, vol. 211, pp. 2063—2071, 2014.
- [3] IEEE Power Electronics Society (PELS), "International technology roadmap for wide bandgap power semiconductors (ITRW)", 2019.
- [4] P. M. Sarro, "Silicon carbide as a new MEMS technology," *Sensors and Actuators A: Physical*, vol. 82, pp. 210—218, 2000.
- [5] M. Mehregany, C. A. Zorman, N. Rajan and C. H. Wu, "Silicon carbide MEMS for harsh environments", *Proceedings of the IEEE*, vol. 86, pp. 15—1609, 1998.
- [6] D. G. Senesky, B. Jamshidi, K. B. Cheng and A. P. Pisano, "Harsh environment silicon carbide sensors for health and performance monitoring of aerospace systems: A review", *IEEE Sensors Journal*, vol. 9, pp. 1472—1478, 2009.
- [7] R. Maboudian, C. Carraro, D. G. Senesky and C. S. Roper, "Advances in silicon carbide science and technology at the micro- and nanoscales", *Journal of Vacuum Science & Technology A*, vol. 31, 050805, 2013.
- [8] L. M. Middelburg, M. Ghaderi, D. Bilby, J. H. Visser, G. Q. Zhang, P. Lundgren, P. Enoksson and R. F. Wolffenbuttel, "Maintaining transparency of a heated MEMS membrane for enabling long-term optical measurements on soot-containing exhaust gas", *Sensors*, vol. 20(3), 2020.
- [9] J. Mo, L. M. Middelburg, B. Morana, H. W. van Zeijl, S. Vollebregt and G. Q. Zhang, "Surface-micromachined silicon carbide Pirani gauges for harsh environments", *IEEE Sensors journal*, vol. 21, pp. 1350—1357, 2021.
- [10] R. A. R. Young, D. T. Clark, J. D. Cormack, A. E. Murphy, D. A. Smith, R. F. Thompson, E. P. Ramsay and S. Finney, "High temperature digital and analogue integrated circuits in silicon carbide", *Materials Science Forum*, vol. 740—742, pp. 1065—1068, 2013.
- [11] E. P. Ramsay, J. Breeze, D. T. Clark, A. E. Murphy, D. A. Smith, R. F. Thompson, S. Wright, R. A. R. Young and A. Horsfall, "High-temperature CMOS circuits on silicon carbide", *Materials Science Forum*, vol. 821—823, pp. 859—862, 2015.
- [12] A. Abbasi, S. Roy, R. Murphree, A.-U. Rashid, M. M. Hossain, P. Lai, J. Fraley, T. Erlbacher, Z. Chen and A. Mantooh, "Characterization of a silicon carbide BCD process for 300 °C circuits", in *IEEE 7<sup>th</sup> Workshop on Wide Bandgap Power Devices and Applications (WiPDA)*, pp. 231—236, 2019.
- [13] M. Albrecht, T. Erlbacher, A. J. Bauer and L. Frey, "Improving 5V digital 4H-SiC CMOS ICs for operating at 400 °C using PMOS channel implantation", *Materials Science Forum*, vol. 963, pp. 827—831, 2019.
- [14] L. Lanni, B. G. Malm, M. Östling and C.-M. Zetterling, "Lateral p-n-p transistors and complementary SiC bipolar technology", *IEEE Electron Device Letters*, vol. 35, pp. 1206—1208, 2014.
- [15] C.-M. Zetterling, A. Hallén, R. H. S. Kargarrazi, L. Lanni, B. G. Malm, S. Mardani, H. Norström, A. Rusu, S. S. Suvanam, Y. Tian and M. Östling, "Bipolar integrated circuits in SiC for extreme environment operation", *Semiconductor Science and Technology*, vol. 32, 034002, 2017.
- [16] D. J. Spry, P. G. Neudeck, L.-Y. Chen, D. Lukco, C. W. Chang, G. M. Beheim, M. J. Krasowski and N. F. Prokop, "Processing and characterization of thousand-hour 500°C durable 4H-SiC JFET integrated circuits", in *High Temperature Electronics (HiTEC)*, 2016.
- [17] A. C. Patil, X. Fu, M. Mehregany and S. L. Garverick, "Fully-monolithic 600°C differential amplifiers in 6H-SiC JFET IC technology", in *IEEE Custom Integrated Circuits Conference*, pp. 73—76, 2009.
- [18] M. Södow, K. Andersson, N. Billström, J. Grahn, H. Hjelmgren, J. Nilsson, P.-Å. Nilsson, J. Ståhl, H. Zirath and N. Rorsman, "An SiC MESFET-based MMIC process", *IEEE Transactions on Microwave Theory and Techniques*, vol. 54, pp. 4072—4078, 2006.
- [19] C. Codreanu, M. Avram, E. Carbunescu and E. Iliescu, "Comparison of 3C-SiC, 6H-SiC and 4H-SiC MESFETs performances", *Materials Science Semiconductor Processing*, vol. 3, pp. 137—142, 2000.
- [20] J. Romijn, S. Vollebregt, L. M. Middelburg, B. El Mansouri, H. W. van Zeijl, A. May, T. Erlbacher, G. Q. Zhang and P. M. Sarro, "Integrated digital and analog circuit blocks in a scalable silicon carbide CMOS technology," unpublished.
- [21] C. D. Matthus, L. Di Benedetto, M. Kocher, A. J. Bauer, G. D. Licciardo, A. Rubino and T. Erlbacher, "Feasibility of 4H-SiC p-i-n diode for sensitive temperature measurements between 20.5 K and 802 K", *IEEE Sensors Journal*, vol. 19, pp. 2871—2877, 2019.
- [22] H.-M. Chuang, K.-B. Thei, S.-F. Tsai and W.-C. Liu, "Temperature-dependent characteristics of polysilicon and diffused resistors", *IEEE Transactions on Electron Devices*, vol. 50, pp. 1413—1415, 2003.
- [23] H. Muro, T. Mitamura and S. Kiyota, "Determination of electrical properties of n-type and p-type polycrystalline silicon thin films as sensor materials", vol. 18, pp. 433—444, 2006.
- [24] T. Kimoto and J. A. Cooper, "Fundamentals of silicon carbide technology: growth, characterization, devices and application", Wiley Ltd., 2014.