

**Delft University of Technology** 

# A ±4A high-side current sensor with 25V input CM range and 0.9% gain error from -40°C to 85°C using an analog temperature compensation technique

Xu, Long; Huijsing, Johan H.; Makinwa, Kofi A.A.

DOI 10.1109/ISSCC.2018.8310315

Publication date 2018 Document Version Final published version

Published in 2018 IEEE International Solid-State Circuits Conference, ISSCC 2018

## Citation (APA)

Xu, L., Huijsing, J. H., & Makinwa, K. A. A. (2018). A ±4A high-side current sensor with 25V input CM range and 0.9% gain error from -40°C to 85°C using an analog temperature compensation technique. In L. C. Fujino (Ed.), 2018 IEEE International Solid-State Circuits Conference, ISSCC 2018: Digest of Technical Papers (Vol. 61, pp. 324-326). IEEE. https://doi.org/10.1109/ISSCC.2018.8310315

### Important note

To cite this publication, please use the final published version (if applicable). Please check the document version above.

Copyright

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Takedown policy

Please contact us and provide details if you believe this document breaches copyrights. We will remove access to the work immediately and investigate your claim.

# Green Open Access added to TU Delft Institutional Repository

# 'You share, we take care!' - Taverne project

https://www.openaccess.nl/en/you-share-we-take-care

Otherwise as indicated in the copyright section: the publisher is the copyright holder of this work and the author uses the Dutch legislation to make this work public.

#### 19.4 A ±4A High-Side Current Sensor with 25V Input CM Range and 0.9% Gain Error from -40°C to 85°C Using an Analog Temperature Compensation Technique

Long Xu, Johan H. Huijsing, Kofi A. A. Makinwa

Delft University of Technology, Delft, The Netherlands

This paper presents a fully integrated ±4A current sensor that supports a 25V input common-mode voltage range (CMVR) while operating from a single 1.5V supply. It consists of an on-chip metal shunt, a beyond-the-rails ADC [1] and a temperature-dependent voltage reference. The beyond-the-rails ADC facilitates high-side current sensing without the need for external resistive dividers or level shifters, thus reducing power consumption and system complexity. To compensate for the shunt's temperature dependence, the ADC employs a proportional-to-absolute-temperature (PTAT) reference voltage. Compared to digital temperature compensation schemes [2,3], this analog scheme eliminates the need for a temperature sensor, a band-gap voltage reference and calibration logic. As a result, the current sensor draws only 10.9µA and is 10× more energy efficient than [2]. Over a ±4A range, and after a one-point trim, the sensor exhibits a 0.9% (max) gain error from -40°C to 85°C and a 0.05% gain error at room temperature. The former is comparable with that of other fully-integrated current sensors [2-4], while the latter represents the state-of-the-art.

Figure 19.4.1 shows a simplified block diagram of the current sensor. The load current is measured by digitizing the voltage drop Vs across a metal shunt resistor  $R_s$  inserted between the battery and the load. To safely handle ±4A currents, the  $10m\Omega$  shunt consists of four metal layers (M2-M5) and occupies  $450\mu$ m×880 $\mu$ m (Fig. 19.4.1). Being made of aluminum, its resistance has a large temperature dependence:  $R_s = R_0 \times (1 + \alpha_{shunt} \times (T - T_0))$ ,  $T_0 = 25^{\circ}C$ , where  $\alpha_{shunt} \approx 0.34\%/^{\circ}C$ , which means that Joule heating or ambient temperature variations will cause significant gain error.

In previous work, the shunt's temperature dependence has been calibrated in the digital domain, by sensing the shunt temperature T and then using this information to correct the ADC's output with the help of a calibration polynomial [2,3]. Noting that the metal shunt's temperature dependence is almost perfectly PTAT ( $R_s \approx k_R T_A$ ,  $T_A$  is absolute temperature) over the industrial temperature range, we propose an analog compensation scheme in which the ADC is driven by a PTAT voltage reference  $V_{\text{Ref}} = k_V T_A$  (Fig. 19.4.1). Consequently, the shunt's 1<sup>st</sup>-order temperature dependency is corrected in a ratiometric manner without calibration. Although this approach does not correct for the non-linear components of the shunt's temperature dependence, simulations show that the resulting gain error will be less than ±1% from -40°C to 85°C. Furthermore, the spread of the nominal values of the shunt resistance  $R_0$  (±10%) and the magnitude of V<sub>Ref</sub> can both be corrected by a single trim at room temperature.

The schematic of the  $V_{Ref}$  generator is shown in Fig. 19.4.1. It consists of a bias circuit and a bipolar core, both based on pairs of NPN transistors with an emitterarea ratio p = 7. In the bias circuit, one pair is biased by two identical current sources, thus generating a base-emitter voltage difference  $\Delta V_{BF} = (k/q) \times ln(p) \times T_A$ . This is then forced across a poly-resistor  $R_{b}$ , resulting in a PTAT current  $\Delta V_{BF}/R_{b}$ . Leveraging the vertical NPNs available in the chosen process means that this can be done without the extra low-offset amplifier required by PNP-based bias circuits. e.g. as used in [2]. The PTAT biasing current is then mirrored (1:4) to the bipolar core and used to bias the second pair of NPNs, thus generating the accurate  $\Delta V_{BF}$ that is used as  $V_{\text{Ref}}$ . The two current sources in the bipolar core are chopped to suppress their 1/f noise. To avoid intermodulation issues, the chopping frequency is the same as the ADC's sampling frequency. The NPN transistors are located underneath the shunt to ensure good thermal coupling between the metal shunt and the voltage reference. This is further improved by using thermal vias to connect the shunt to a sheet of M1 around the NPNs [2]. Compared to the analog compensation scheme described in [5], which uses a bandgap voltage reference followed by a reference buffer with a temperature-dependent gain, the proposed solution is much simpler and more power efficient.

Figure 19.4.2 shows the schematic of the beyond-the-rails ADC [1]. It is based on a 2<sup>nd</sup>-order feedforward SC  $\Delta\Sigma$  ADC built around two current-reuse OTAs. During  $\phi 1$ , the input signal, V<sub>s</sub>, and the OTA offset are sampled on the 2.5pF input capacitors,  $C_{S1}$ . During  $\phi 2$ , the HV chopper  $CH_{HV}$  reverses the polarity of  $V_S$  and

thus transfers a charge packet proportional to  $2 \cdot C_{s1} \cdot V_s$  to the integration capacitors,  $C_{INT}$ . In a similar manner, the PTAT voltage reference  $\Delta V_{BE}$  is sampled onto feedback capacitors  $C_{S2}$  (2.5pF) via an LV chopper  $CH_{LV}$  with the polarity determined by the modulator's bitstream. This cross-coupled sampling scheme ensures that the only components exposed to the input CM voltage are the input capacitors and the HV chopper. Together with switches  $S_{1-2}$ , it also realizes a correlated-double-sampling (CDS) scheme that suppresses the offset and 1/f noise of the 1<sup>st</sup> OTA. The switch timing is designed to ensure that the residual offset is mainly due to the charge-injection mismatch of switches S<sub>1-2</sub>, and so can be further reduced by low-frequency chopping (CHL). In [1], this was implemented by an additional capacitively-coupled HV input chopper, which then had to be periodically toggled to keep its coupling capacitors charged. In this design, the same functionality is achieved by swapping the clock signals  $\phi 1$ ,  $\phi 2$ applied to the input chopper CH\_{\rm HV} (Fig. 19.4.2), thus allowing CHL to be completely disabled if necessary. For good matching, both  $C_{s1}$  and  $C_{s2}$  are implemented as fringe capacitors with a 70V breakdown voltage.

The schematic of  $CH_{HV}$  is shown in Fig. 19.4.2. Its clock signals  $\phi_1$ ,  $\phi_2$  are capacitively-coupled to the gates of four sampling switches M1-4 via two HV capacitors C<sub>1.2</sub>. A minimum selector M<sub>s1.2</sub> connected between the input terminals  $V_{\mbox{\scriptsize in}}$  and  $V_{\mbox{\scriptsize in}}$  selects the lowest input voltage. Its output is tied to the reference of the clock level shifter comprising coupling capacitors  $C_{1,2}$  and a latch  $M_{5,6}$ . As a result, the coupled clocks are always superimposed on  $V_{\text{min}}$  (the lower of  $V_{\text{ip}}$  and  $V_{in}$ ), which minimizes the leakage of  $M_{1-4}$  in the presence of bidirectional input voltages [1].

The current sensor was implemented in a 0.18µm HV BCD CMOS technology and occupies 1.4mm<sup>2</sup> (Fig. 19.4.7). It draws 10.9µA from a 1.5V supply at room temperature. The reference generator, the ADC and the digital clock generator consume 4µA, 5.2µA and 1.7µA respectively. Figure 19.4.3 shows the output spectrum of the ADC for different input currents. At a sampling frequency of 250kHz, the ADC achieves a resolution of  $1.5 \mu V_{rms}$  in a conversion time of 2ms, which translates into a current-sensing resolution of 150µArms.

10 sensors were characterized in a current range of ±4A from -40°C to 85°C (Fig. 19.4.4). After trimming its digital output (at +3A and ~25°C), the sensor gain error is only 0.05% at room temperature, increasing to 0.9% over the full temperature range. Over a 25V input CMVR, the ADC maximum offset is 6.4µV (640 µA), dropping below 400nV (40 $\mu\text{A})$  when CHL is enabled (Fig. 19.4.5). This varies by less than 700nV over the full CMVR, corresponding to a CMRR of 151dB, which is improved to 158dB after CHL. The sensor input CMVR is limited by the ESD diodes at the input terminals to -0.7V to 25V.

The performance of the sensor is summarized in Fig. 19.4.6. Its energy efficiency. like that of a temperature sensor, can be expressed in terms of a resolution FOM [6]. Compared to other fully integrated current sensors in the table, this design achieves 10× better energy efficiency, the best accuracy at room temperature, and comparable accuracy over the industrial temperature range.

### Acknowledgement:

The authors would like to thank Zuyao Chang for chip bonding and Saleh Heidary Shalmany for layout review.

### References:

[1] L. Xu, et al., "A 110dB SNR ADC with ±30V Input Common-Mode Range and 8µV Offset for Current Sensing Applications," ISSCC, pp. 374-375, Feb. 2015. [2] S. H. Shalmany, et al., "A ±36A Integrated Current-sensing System with 0.3% Gain Error and 400µA Offset from -55°C to +85°C," IEEE JSSC, vol. 52, no. 4, pp. 1034-1043, Apr. 2017.

[3] Linear Technology, LTC2947 Data Sheet. Accessed on Aug. 21, 2017. Available: http://cds.linear.com/docs/en/datasheet/2947fa.pdf

[4] Texas Instruments, INA260 Data Sheet. Accessed on Aug. 21, 2017. Available: http://www.ti.com/lit/ds/symlink/ina260.pdf

[5] A. Nagari, et al., "An 8Ω 2.5W 1%-THD 104dB(A)-Dynamic-Range Class-D Audio Amplifier With Ultra-Low EMI System and Current Sensing for Speaker Protection", IEEE JSSC, vol. 47, no. 12, pp. 3068-3080, Dec. 2012.

[6] K. A. A. Makinwa, "Smart Temperature Sensors in Standard CMOS," Procedia Engineering, vol. 5, pp. 930-939, Sept. 2010.





2018 IEEE International Solid-State Circuits Conference Authorized licensed use limited to: TU Delft Library. Downloaded on May 27,2020 at 12:23:02 UTC from IEEE Xplore. Restrictions apply.