

**Interconnects for DNA, Quantum, In-Memory and Optical Computing  
Insights from a Panel Discussion**

Ganguly, Amlan; Abadal, Sergi; Thakkar, Ishan; Enright Jerger, Natalie; Riedel, Marc; Babaie, Masoud; Balasubramonian, Rajeev; Sebastian, Abu; Pasricha, Sudeep; Taskin, Baris

**DOI**

[10.1109/MM.2022.3150684](https://doi.org/10.1109/MM.2022.3150684)

**Publication date**

2022

**Document Version**

Final published version

**Published in**

IEEE Micro

**Citation (APA)**

Ganguly, A., Abadal, S., Thakkar, I., Enright Jerger, N., Riedel, M., Babaie, M., Balasubramonian, R., Sebastian, A., Pasricha, S., & Taskin, B. (2022). Interconnects for DNA, Quantum, In-Memory and Optical Computing: Insights from a Panel Discussion. *IEEE Micro*, 42(3), 40-49.  
<https://doi.org/10.1109/MM.2022.3150684>

**Important note**

To cite this publication, please use the final published version (if applicable).  
Please check the document version above.

**Copyright**

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

**Takedown policy**

Please contact us and provide details if you believe this document breaches copyrights.  
We will remove access to the work immediately and investigate your claim.

# Interconnects for DNA, Quantum, In-Memory, and Optical Computing: Insights From a Panel Discussion

Amlan Ganguly , Rochester Institute of Technology, Rochester, NY, 14623, USA

Sergi Abadal , Universitat Politècnica de Catalunya, 08034, Barcelona, Spain

Ishan Thakkar , University of Kentucky, Lexington, KY, 50506, USA

Natalie Enright Jerger , University of Toronto, Toronto, ON, M5S 3G4, Canada

Marc Riedel, University of Minnesota, Minneapolis, MN, 55455, USA

Masoud Babaie , Delft University of Technology, 2628 CD, Delft, The Netherlands

Rajeev Balasubramonian, University of Utah, Salt Lake City, UT, 84112, USA

Abu Sebastian , IBM Research, 8803, Zurich, Switzerland

Sudeep Pasricha , Colorado State University, Fort Collins, CO, 80523, USA

Baris Taskin , Drexel University, Philadelphia, PA, 19104, USA

*The computing world is witnessing a proverbial Cambrian explosion of emerging paradigms propelled by applications, such as artificial intelligence, big data, and cybersecurity. The recent advances in technology to store digital data inside a deoxyribonucleic acid (DNA) strand, manipulate quantum bits (qubits), perform logical operations with photons, and perform computations inside memory systems are ushering in the era of emerging paradigms of DNA computing, quantum computing, optical computing, and in-memory computing. In an orthogonal direction, research on interconnect design using advanced electro-optic, wireless, and microfluidic technologies has shown promising solutions to the architectural limitations of traditional von-Neumann computers. In this article, experts present their comments on the role of interconnects in the emerging computing paradigms, and discuss the potential use of chiplet-based architectures for the heterogeneous integration of such technologies.*

Moore's law has conventionally enabled increasing integration; however, fundamental physical limitations have slowed the rate of transition from one technology node to the next, and the costs of new fabrication facilities are exponentially increasing. On the other hand, modern workloads, such as machine learning, have a seemingly insatiable appetite for more compute and memory bandwidth. These workloads also demand extreme-scale computational energy

efficiency, which cannot be fulfilled by using traditional, complementary metal-oxide-semiconductor (CMOS)-implemented, von-Neumann computing systems. Therefore, to meet these computational demands, workload-specific accelerator chips that are implemented using emerging, beyond-Moore computing paradigms have garnered an increased attention. In particular, workload-specific chips based on computing paradigms, such as deoxyribonucleic acid (DNA) computing and storage, quantum computing, optical computing, and in-memory computing (IMC) have been shown to provide disruptive benefits.


We envision that as the fabrication techniques for implementing accelerator chips based on novel computing paradigms mature, it will be possible to integrate

0272-1732 © 2022 IEEE

Digital Object Identifier 10.1109/MM.2022.3150684

Date of publication 14 February 2022; date of current version

18 May 2022.



**FIGURE 1.** Interposer-based heterogeneous integration of multiple emerging computing paradigms through wired, optical, microfluidic, and wireless interconnect technologies. (a) Top view. (b) Side view.

discrete chips (or chiplets, as they are often called) from disparate technology domains and computing paradigms to create chiplet-based heterogeneous systems. For instance, Figure 1 illustrates our visualization of such a heterogeneous system using an interposer as the integration platform. The interposer is essentially a large die that has minimal logic but abundant wiring resources,<sup>1</sup> which can be utilized to provide very high bandwidth connections between chiplets (that can be integrated on the interposer as a socket). This type of interposer-integrated, chiplet-based heterogeneous computing systems provide benefits, such as design flexibility to integrate multiple computing paradigms with different emerging interconnect technologies, such as wireless, silicon photonics, and microfluidics, leading to improved computational capacity and energy efficiency, as delivered by the accelerators based on the aforementioned new computing paradigms.

Despite these benefits, however, such heterogeneous computing systems open up new research problems in interconnect design. In fact, because accelerator chiplets do not have components, such as branch predictors and complex instruction decoders, data movement is an even larger bottleneck in them.<sup>2</sup> Therefore, interconnect innovations can have a much larger impact in such systems. Moreover, from the perspective of interposer-based integration of such heterogeneous systems, several research questions regarding the design and implementation of inter-chiplet interconnection networks remain

open: What should be the target bandwidth, energy, and end-to-end latency for the networks? Which interconnect technologies can be utilized to achieve the performance targets of the networks? Should the networks be heterogeneous, requiring interdomain and intertechnology conversion of data signals? What novel, modular topologies can be tailored to different interchiplet communication patterns? What intertechnology compatibility requirements and critical design challenges should be addressed?

The abovementioned questions were discussed in a moderated panel at the 13th Workshop on Network-on-Chip Architectures (NoCArc 2020). In this article, the speakers and moderators of the panel discuss various emerging computing paradigms and their vision of a possible interconnection system that can enable the realization of heterogeneous systems with the different paradigms (see Figure 1). We hope that these questions and our radically aggressive vision of a future heterogeneous computer will engender new research interest for the efficient design of interchiplet interconnection networks.

## EMERGING COMPUTING PARADIGMS: PROMISES AND INTERCONNECTION NEEDS

Next, we discuss the performance promises and interconnection requirements of various emerging computing paradigms and architectures.

## DNA Storage and Computing

Ever since Watson and Crick first described the molecular structure of DNA, its information-bearing potential has been apparent to computer scientists. For decades, the idea of using DNA to store information for man-made computing systems was speculative and futuristic. Given its maturity, displacing conventional computer storage systems still seems far-fetched. And yet, spurred by the healthcare industry, the technology for both sequencing (reading) and synthesizing (writing) DNA has followed a Moore's law-like trajectory for the past 20 years. Sequencing three billion nucleotides in a human genome can be done for less than \$1,000. Synthesizing a megabyte of DNA data can be done in less than a day.

---

*WE ENVISION THAT AS THE FABRICATION TECHNIQUES FOR IMPLEMENTING ACCELERATOR CHIPS BASED ON NOVEL COMPUTING PARADIGMS MATURE, IT WILL BE POSSIBLE TO INTEGRATE DISCRETE CHIPS (OR CHIPLETS, AS THEY ARE OFTEN CALLED) FROM DISPARATE TECHNOLOGY DOMAINS AND COMPUTING PARADIGMS TO CREATE CHIPLET-BASED HETEROGENEOUS SYSTEMS.*

---

In a highly influential science paper in 2012, the renowned Harvard genomicist George Church made the case for DNA storage purely based upon physical limits. He delineated the storage capacity of DNA: around 200 petabytes/gram (PB/g); the read-write speed: less than 100  $\mu\text{s/bit}$ ; and, most importantly, the power usage: as astonishingly little as  $10^{-10}$  watts/gigabyte (W/GB), hence orders of magnitude below the fJ/bit barrier targeted by other emerging technologies described in the following. Moreover, DNA is stable for decades, perhaps even millennia, at room temperature, as DNA extraction from mammoths can attest. Therefore, DNA storage systems could outperform not only magnetic and electronic systems, but any realistic physical system that has been studied, and its chip integration could provide spectacular benefits in perpetual or hard-to-access systems.

With respect to computation, whereas electronic systems perform computation in terms of voltage, molecular systems perform computation in terms of molecular concentrations. Following this principle,


researchers have built DNA systems that perform many forms of computation: combinatorial search, signal processing, arithmetic, and more.<sup>3</sup> The goal is not the computation *per se*, but rather to construct the biological equivalent of embedded controllers: molecular systems engineered to perform useful computation where it is needed, for instance for drug delivery and for monitoring the effectiveness of drug therapy.

As DNA storage is coming online, DNA computing has reoriented itself in a way relevant to the scenario at hand. Instead of just storing data, there is the impetus to perform *in-memory* computation in order to avoid having to sequence (read) the DNA, compute in the digital domain, and then synthesize (write) the result back in the DNA memory. A particularly promising approach is to encode data by "nicking" DNA with editing enzymes, such as PfAgo and CRISPR-Cas9.<sup>4</sup> Data can be stored on potentially long DNA strands, divided into "registers," each storing a single bit. Nicks and denaturing create open toeholds in each register and, then, toehold-mediated strand displacement<sup>3</sup> is used to implement computation on the stored values. Biocompatibility of DNA storage and compute devices is yet another benefit of this technology.

*Interconnection needs:* Perhaps the biggest challenge facing DNA computing and storage, in the long term, is interconnecting it with other forms of computation and storage. None of these systems will be plug-and-play. From handling liquid, to supplying chemical reagents, to disposing of waste, DNA systems will not only have different footprints, they will operate on very different signals (i.e., molecular/biochemical signals compared to electrical signals of traditional computers), and at different time scales (e.g., at hours scale compared to nanoseconds scale for traditional computers). However, the biocompatibility of the DNA technologies and ultrahigh density, small footprint, and low power mean that when successfully integrated with a heterogeneous system, as envisioned here, it can augment human experiences and memory in unprecedented ways. In the future world of augmented realities, DNA storage and computing can be predicted to play a key role.

## Quantum Computing

Quantum computers (QCs) exploit the superposition and entanglement phenomena of individual particles to tackle classically intractable computational problems. Such a fundamental change of rules of computing is expected to lead to exponential speedups in critical tasks, such as deep learning or combinatorial optimization, which are not achievable with any other technology.



**FIGURE 2.** (a) Example circuit performing in-memory dot products. (b) Mapping of a neural network on an array of IMC cores. (c) Example dataflow. (d) Interconnect topologies in a ScaleDeep system.


A QC consists of a set of quantum bits (qubits) at extremely low temperatures to store/process the information, and a classical electronic system to control and read out the qubits' state. Currently, QCs contain tens of qubits that are connected to electronic modules at room temperature through hundreds of coaxial cables.<sup>5</sup> However, this approach is not scalable due to the sheer interconnect complexity and poor system reliability. Given that the simplest nontrivial algorithms require more than 100 logical qubits, scalability is thus a very important problem, which would possibly require electronics to be placed in close proximity with the qubits at a similar temperature. Another alternative to enhance scalability is to interconnect multiple QC cores in an analogy to classical multicore computers.

The reliability of existing qubit technologies is typically not sufficient to be used as computational qubits directly. It is thus indispensable to use quantum error correction algorithms wherein a *logical* qubit is encoded into several *physical* qubits. This correction loop demands a readout time much shorter than the qubit decoherence time. With current technologies, this implies reading out each qubit with 1-Mb/s rate.<sup>6</sup>

*Interconnection needs:* Even considering an optimistic 0.1% error per qubit operation, to achieve an error rate of  $10^{-15}$ , a logical qubit will need 10,000 physical qubits.<sup>5</sup> Hence, error correction implies moving 10 Gb/s of classical data per logical qubit from the CPU to the QC. To host the minimum target of 100 logical qubits, an interconnect sustaining 1 Tb/s with end-to-end latency of less than 10 ns will be needed. Moreover, although room temperature qubits are being investigated, currently such high-speed interconnects must operate inside dilution fridges where the cooling power is extremely limited, enforcing a stringent target energy requirement of a few fJ/bit. Furthermore, the support of quantum-coherent transfers of the qubits' states between multiple QC cores would be desirable, but it is not achievable with standard interconnects.

### In-Memory Computing

IMC is an emerging paradigm where certain computational tasks are performed in the memory itself by exploiting the physical attributes of the memory devices, their array-level organization, the peripheral circuitry, and the control logic. In recent years, both charge- and resistance-based memory (memristive)



**FIGURE 3.** Example of silicon photonic computing. A photonic neuron implementation based on the noncoherent broadcast-and-weight protocol.<sup>7</sup>

devices have been employed for IMC [e.g., the memristive crossbar-based dot-product engine shown in Figure 2(a)]. Although IMC has found applications in a wide range of areas (including high-precision scientific computing, low-precision stochastic computing, signal processing, and optimization), one of the most prominent application domains for IMC is deep learning. For example, to perform deep learning inference, the pretrained synaptic weights are mapped to an array of IMC cores [see Figure 2(b)] where each core performs the dot products corresponding to each layer. Over the past few years, not only memristor crossbar arrays, but also 1T1R/1T1C types of volatile and nonvolatile random access memories [static random access memory (SRAM), dynamic random access memory (DRAM), resistive random access memory, and phase change random access memory] have been utilized to demonstrate IMC.

*Interconnection needs:* Let us consider an example application domain of deep learning. The communication fabric needed to feed the IMC cores with data or to facilitate the efficient movement of activations from one IMC core to another plays an oversized role in both memristor- and SRAM-based implementations of IMC. Both are more amenable to highly pipelined dataflows, and this opens up new research directions. For example, an accelerator based on a communication fabric with a five-parallel prism topology can achieve a remarkable throughput of 40,000 images/s for ResNet32 on CIFAR-10 [see Figure 2(b)].<sup>8</sup> Moreover, the dataflows of deep learning applications [e.g., Figure 2(c)] are also amenable to chiplet-based accelerator platforms [see Figure 2(d)], as discussed in detail in the following. One challenge, however, is the need to overprovision the communication fabric. Wireless interconnects with their potential for a plastic topology and multicasting capability could play a key role in this context. IMC implementations are

capable of approaching 1-Tb/s internal bandwidth (as in the Micron HMC) or 10 TOPS/mm<sup>2</sup> (with memristive dot-product engines). Moreover, to address the requirements of latency-critical AI workloads, the interconnects for IMC systems should provide low end-to-end latency of 10–100 ns.

### Optical Computing

Optical computing refers to the paradigm where computational operations, such as matrix–vector multiplications, can be performed entirely in the optical domain. By communicating, detecting, and processing information directly in the optical domain, silicon photonics-based processors have the potential to provide very high footprint efficiencies in the hundreds of TMAC/s/mm<sup>2</sup> with energy efficiencies of sub-fJ/MAC.<sup>9,10</sup>

Figure 3 shows an example of a photonic computation unit to illustrate the principles of optical computing. The computation unit is a noncoherent photonic neuron configuration, relying on multiple wavelengths of light to perform parallel processing. The figure shows  $n$  neurons in a layer, with the colored-dotted box representing a single neuron. With appropriate orchestration of the involved photonic components (see Figure 3), a weighted summation of input optical signals can be achieved in each neuron. After summation, nonlinearity in the neuron can be implemented with optoelectronic devices, such as excitable lasers or electroabsorption modulators. Although optical computing is still in its infancy, there have been some exciting recent developments, such as the unveiling of an optical computing accelerator for machine learning at HotChips 2020 by a startup called LightMatter.

*Interconnection needs:* For optical computing to reach its true potential, the networks interconnecting the optical computing units should support > 10-Tb/s bandwidth, 1–10-ns latency, and < 10-fJ/bit energy.

**TABLE 1.** Summary of characteristics of emerging computing technologies and their interconnect requirements.

	Emerging computing technology			
	Quantum	Optical	In-memory	DNA
Applications	Cryptography, unstructured search, combinatorial optim., generative chemistry	Deep neural networks, scientific computing	Deep neural networks, genomics, signal processing, recomm. systems, data analytics	Ultra-massive storage of data, biocompatible processing, theranostics
Required bandwidth	1 Tb/s	10 Tb/s	1 Tb/s	1 Gb/s
Required efficiency	1–10 fJ/bit	1–10 fJ/bit	0.1–1 pJ/bit	< 1 aJ/bit
Required latency	1–10 ns	1–10 ns	10–100 ns	~1 hour
Interconnect alternatives	Electrical, photonic, and wireless	Photonic	Electrical, photonic, and wireless	Microfluidic, photonic, electrical, and wireless
Analog–digital conversion?	Depends on the qubit control/readout scheme	Yes (if computing is implemented using analog data signals)	Yes (if computing is implemented using analog data signals)	Yes
Intertechnology data conversions?	Depends on the qubit readout and quantum state transfer schemes, which could be optical	Depends on whether the architecture is all-optical	None, if electrical or wireless interconnects are used	From/to the biochemical domain via photochemistry, microfluidics, EM transduction
Challenges for interconnect design	Cryogenic operation, thermalization, limited cooling power of dilution refrigerator, latency and bandwidth	Thermal and fabrication variations, crosstalk, aging, tuning power, side-channel attacks	Thermal, analog noise, ADC area/energy/ bandwidth, fabrication challenges, DRAM cost, programming interface	High error rates, slow operation, domain conversion, waste management.
Compatibility requirements from memory/storage subsystems	Compatible with most memory/storage technologies, though at cryogenic operation	High-speed optical transceivers at the storage/memory interface	Implementations vary, but compatible with most memory/storage technologies	Suitable for long-term, massive storage and biocompatible operation

This can be achieved if the optical computing units would naturally use photonic interconnects to support intra- and interunit communication, without requiring frequent electrical-to-optical and optical-to-electrical conversions that limit the computational throughput, latency, and energy efficiency of the optical computing core.

## INTERCONNECT DESIGN FOR NEXT-GENERATION HETEROGENEOUS SYSTEMS

Based on the particular promises of various emerging computing paradigms and their specific interconnection needs, we have identified several key features related to the interconnection network design for our envisioned heterogeneous computing system (see

Figure 1). Table 1 lists the identified design features, which we discuss next.

## Interconnect Architectures and Topologies for Interposer-Integrated Chiplet Platforms

Interconnect innovations can have a transformative impact on our envisioned heterogeneous computing system (see Figure 1). The best practice for designing interconnects for such systems has been to tailor the interconnect architecture to the specific data movement need of the target workload. For example, consider deep learning training and inference workloads. The representative kernel in deep learning workloads is the nested for loops shown in Figure 2(c) that perform a convolution. The for loops can be tiled, their ordering can be

permuted, and they can be partitioned across compute units in different ways; each of these many *dataflows* exhibits a different data movement pattern and would benefit from a tailored network. It is therefore possible to arrive at highly efficient design points by adapting the algorithm and network to be amenable to each other. A similar design approach was utilized in the ScaleDeep system<sup>11</sup> to derive the custom interconnect topologies [see Figure 2(d)] for a deep learning training workload in multichip architectures; a methodology that could be generalized to other workloads and architectures.

For our envisioned heterogeneous system (see Figure 1), unconventional interchiplet interconnect topologies are worth exploring given the different data reuse and movement patterns across the target workloads listed in Table 1. The design space is expected to be even more interesting, as we move to larger scale systems in the future that incorporate deeper hierarchies and more exotic technologies, e.g., interposer-based interchiplet communication as in SIMBA, or wafer-scale integration, as in Cerebras.

To realize our vision of custom chiplet solutions, the cost of communication between chiplets on an interposer needs to be similar to the cost of communication within a monolithic system. In reality, bandwidth and latency through the interposer or package substrate may be negatively impacted. Clock crossings between chiplets and interposers manufactured in different processes must be managed. It is clear that this future heterogeneous interconnection platform has to be modular and networking-based, similar to a network-on-chip rather than a solely shared-medium-based approach, to support the increasing number of chiplets in the systems of the future.<sup>1</sup> Inheriting trusted and true techniques (e.g., globally asynchronous and locally synchronous architectures) and morphing them into modern incarnations (such as locally technology-domain compatible incarnations), while minimizing the need for interdomain conversion coupled with novel dataflow-aware topologies (e.g., topologies with short network diameters and high local connectivity, such as small-world graphs), will be the key to addressing these challenges.

## Promise of Emerging Interconnect Technologies

In this section, we examine the emerging photonic, wireless, and microfluidic interconnect technologies, which when coupled with novel architectures, as discussed previously and complementing or replacing conventional wires within an interposer, as shown in Figure 1, provide critical features and unique benefits

to potentially aid the successful realization of our envisioned heterogeneous system.

In the proposed vision, conventional signaling through a silicon interposer is a faster alternative to the traditional printed circuit board, and a less expensive option than monolithic 3-D integration. This is because, by being mainly used for interchiplet wiring, the interposer can be manufactured in a different technology node (with a higher yield) than chiplets, which in turn may employ technologies amenable to quantum, optical, in-memory, or DNA computing and DNA storage. Hence, interposers seem like the perfect integration platform for systems that incorporate a host, multiple accelerator chiplets, along with stacked DRAMs or DNA storage.

Despite these advantages, interposers have remained underutilized. This can be attributed to importing interconnection architectures and topologies from the traditional on-chip networks domain, which do not fully exploit the abundant wiring resources of the interposer. Novel topologies and routing protocols are needed to deliver the overall throughputs necessary to support integration of computing and memory chiplets providing the performance of monolithic 3-D integration while costing orders of magnitude less. Moreover, conventional signaling may fall short in providing the speed, efficiency, or versatility demanded by heterogeneous architectures, leaving space for other interposer-compatible interconnect technologies to fill this gap, as discussed next.

*Silicon photonic interconnects:* To achieve the target performance values listed in Table 1, silicon photonic interconnects appear as an extremely efficient communication substrate, both on-chip or through an interposer. Moreover, by both communicating and computing in the optical domain, an entirely new class of intuitive, highly energy-efficient (a few fJ/bit) optical computing architectures will become viable. Silicon photonic interconnects will also be essential to support the high bandwidths required for future 3-D stacked memory and IMC architectures.<sup>12</sup> The stability of most silicon photonic devices at low temperatures and the ability to transport single photons may also make photonic interconnects a very effective high-bandwidth and even quantum-coherent communication medium for quantum computing. Moreover, as recently demonstrated DNA technologies, such as photonic DNA memory, and photonic translation of DNA strands mature, photonic interconnects will enable efficient photochemical interfaces with DNA computing and storage units.

However, to realize the potential of silicon photonics, many challenges remain to be overcome. To address them, it will be imperative to take a cross-layer

optimization approach, wherein foundry-true behavioral and energy models of silicon-photonics devices and circuits inform critical choices for the design of silicon-photonics interconnect architectures. Such a cross-layer approach where microring resonator device widths and layouts are co-designed with device tuning circuits and router architectures (that aggregate banks of these devices) can achieve much better communication performance and energy efficiency than conventional approaches that optimize the photonic device, circuit, and architecture layers separately.<sup>7</sup>

*Wireless interconnects:* A new window of opportunity for wireless interconnects has emerged by bridging the horizontal and vertical axes. The vertical through-silicon-via (TSV)-based antennas (TSV-As) can pierce through the interposer within the 2.5-/3-D multichip packages and radiate laterally, with the interposer acting as a waveguide with only a 3-dB loss over 10 mm of distance.<sup>13</sup> However, the wireless interface may incur significant area and power overheads to achieve the competitive 10–100-Gb/s rates. Due to this limitation, it becomes challenging to adopt wireless interconnects to achieve the target performance needs of quantum computing, optical computing, and IMC paradigms (see Table 1). Nevertheless, wireless interconnects, which do not have physical layouts, are perfectly suitable for supporting massive broadcast or establish fast links between distant chips.<sup>13</sup> Due to this capability, wireless interconnects can interface with a massively parallelized DNA memory, to realize the full potential of the DNA storage technology, or to implement an ultrafast control channel across the entire heterogeneous system, which can result in completely novel memory coherency and other control protocols.

*Microfluidic interconnects:* DNA computing modules best communicate among themselves using microfluidic channels,<sup>14</sup> as such channels can easily carry reagents necessary for communication among these chiplets. Microfluidic channels within silicon substrates have been proposed and created for a variety of purposes, from liquid cooling to communication in lab-on-chip devices. Advanced fabrication techniques like 3-D printing have been shown to produce low-cost substrates in polymers with microfluidic interconnect channels. Such techniques can be used to create an interposer layer with an array of microfluidic channels to interconnect chiplets in its technology domain. This will eliminate the need for unnecessary interdomain signal conversion while communicating strictly within the DNA domain, for example, between a DNA storage and a DNA computer chiplet.

## Cross-Technology Design: Challenges and Opportunities

The interconnection subsystem of our envisioned heterogeneous system will connect the chiplets of various computing paradigms and memories together. It will consist of disparate technologies, potentially using an efficient combination of photonic, wireless, and electrical interconnect technologies. We envision implementing data communication over the interconnection subsystem in the digital domain, for high error tolerance and ease of implementation. But some computing chiplets can benefit from implementing the processing in the analog domain (e.g., in-memory, optical, and DNA computing). Therefore, the interconnection subsystem may require analog-to-digital and digital-to-analog conversion, which can incur undesired area, energy, and bandwidth overheads (see Table 1). Similarly, while inter-interconnect-technology data conversion can be avoided for optical computing chiplets if connected among each other with optical interconnects, chiplets of all the other computing paradigms will need inter-interconnect-technology data conversions to be transmitted through the interconnect subsystems. For example, memory access from the DNA archives can only be communicated to a processing element or another DNA-based unit after conversion into the electronic, electromagnetic (EM), or photonic domain through microfluidics. For instance, a conversion from DNA to the photonic domain can be achieved through the use of a photochemical interface where, utilizing the specific tunability of various fluidic substances, wavelength division multiplexing can be achieved. Likewise, the interaction of EM waves with microstructures in microfluidic channels can provide a novel optofluidic interface platform for domain conversion between optical and microfluidics.

All these insights will guide the future interconnect systems for processing platforms that consist of heterogeneous technologies. However, it is worth noting that the coexistence of interdomain and intertechnology interconnects may present additional challenges in some computing paradigms, such as cryogenic temperatures in QCs or existence in biochemical environments for DNA archives. While optical processors and optical interconnects can eliminate such interdomain coexistence challenges, it has the challenge of thermal drift in tuning. Therefore, designers of the future will have the option of choosing from an array of interconnect technologies depending on the requirements of the processing chiplets and available resources.

We envision the future interconnect subsystems for heterogeneous chiplet-based computers to incorporate a multilayered interposer with electrical, wireless, optical, and microfluidic layers to cater to the

disparate technologies of the individual chiplets, as shown in Figure 1. Intelligent interlayer routing and floor planning needs to be adopted through simple passage holes to allow the interconnects of different technologies vertically traverse through the interposer layers to reach its corresponding layer to enable inter-chiplet connectivity. The most important challenge for future designers of such interconnections would be to achieve the correct balance between power-performance goals and overprovisioning of real estate, while catering to such widely varying demands from the interconnects exemplified by the range of throughputs among disparate technologies.

---

*WE ENVISION THE FUTURE INTERCONNECT SUBSYSTEMS FOR HETEROGENEOUS CHIPLET-BASED COMPUTERS TO INCORPORATE A MULTILAYERED INTERPOSER WITH ELECTRICAL, WIRELESS, OPTICAL, AND MICROFLUIDIC LAYERS TO CATER TO THE DISPARATE TECHNOLOGIES OF THE INDIVIDUAL CHIPLETS.*

---

## CONCLUSIONS

In this article, we discussed glimpses of the current state of knowledge in the diverse emerging computing paradigms of DNA computing, quantum computing, IMC, and optical computing. To live up to their early promise of disrupting the performance bounds of processing data-centric applications, the massively heterogeneous computers based on these emerging paradigms demand for highly efficient and dependable data provisioning. Initial discussions indicate that the emerging electro-optic, microfluidic, and wireless interconnection technologies can meet this demand if their full potential can be realized, for which the co-design of processor–interconnection subsystems holds the key. We also envision the need for multilayered interposer structures to enable the massively heterogeneous computing platforms of the future.

## ACKNOWLEDGMENTS

The authors would like thank Maurizio Palesi for providing the opportunity to organize this panel at NoCArc2020. This article is dedicated to the

memory of friend and colleague Vassos Soteriou. This work was supported in part by the U.S. NSF CAREER award under Grant CNS-1553264 and in part by the EU H2020 Research and Innovation Programme under Grant 863337.

## REFERENCES

1. A. Kannan, N. E. Jeger, and G. H. Loh, "Enabling interposer-based disintegration of multi-core processors," in *Proc. 48th Annu. IEEE/ACM Int. Symp. Microarchit.*, 2015, pp. 546–558.
2. Y.-H. Chen, J. Emer, and V. Sze, "Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks," in *Proc. ACM/IEEE 43rd Annu. Int. Symp. Comput. Archit.*, 2016, pp. 367–379.
3. D. Soloveichik, G. Seelig, and E. Winfree, "DNA as a universal substrate for chemical kinetics," *Proc. Nat. Acad. Sci.*, vol. 107, no. 12, pp. 5393–5398, 2010.
4. S. K. Tabatabaei *et al.*, "DNA punch cards for storing data on native DNA sequences via enzymatic nicking," *Nature Commun.*, vol. 11, no. 1, 2020, Art. no. 1742.
5. F. Arute *et al.*, "Quantum supremacy using a programmable superconducting processor," *Nature*, vol. 574, no. 7779, pp. 505–510, 2019.
6. B. Patra *et al.*, "Cryo-CMOS circuits and systems for quantum computing applications," *IEEE J. Solid-State Circuits*, vol. 53, no. 1, pp. 309–321, Jan. 2018.
7. S. Pasricha and M. Nikdast, "A survey of silicon photonics for energy-efficient manycore computing," *IEEE Des. Test*, vol. 37, no. 4, pp. 60–81, Aug. 2020.
8. M. Dazzi, A. Sebastian, T. Parnell, P. A. Francesc, L. Benini, and E. Eleftheriou, "Efficient pipelined execution of CNNs based on in-memory computing and graph homomorphism verification," *IEEE Trans. Comput.*, vol. 70, no. 6, pp. 922–935, Jun. 2021.
9. F. P. Sunny, E. Taheri, M. Nikdast, and S. Pasricha, "A survey on silicon photonics for deep learning," *ACM J. Emerg. Technol. Comput. Syst.*, vol. 17, no. 4, pp. 1–57, 2021.
10. J. Feldmann *et al.*, "Parallel convolution processing using an integrated photonic tensor core," *Nature*, vol. 589, pp. 52–58, 2021.
11. S. Venkataramani *et al.*, "SCALEDEEP: A scalable compute architecture for learning and evaluating deep networks," in *Proc. 44th Annu. Int. Symp. Comput. Archit.*, 2017, pp. 13–26.
12. I. G. Thakkar and S. Pasricha, "3D-ProWiz: An energy-efficient and optically-interfaced 3D DRAM architecture with reduced data access overhead," *IEEE Trans. Multi-Scale Comput. Syst.*, vol. 1, no. 3, pp. 168–184, Jul.–Sep. 2015.

13. V. Pano, I. Tekin, I. Yilmaz, Y. Liu, K. R. Dandekar, and B. Taskin, "TSV antennas for multi-band wireless communication," *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 10, no. 1, pp. 100–113, Mar. 2020.
14. A. Pfreundt, K. B. Andersen, M. Dimaki, and W. E. Svendsen, "An easy-to-use microfluidic interconnection system to create quick and reversibly interfaced simple microfluidic devices," *J. Micromech. Microeng.*, vol. 25, no. 11, 2015, Art. no. 115010.

**AMLAN GANGULY** is an associate professor and department head of computer engineering with the Rochester Institute of Technology, Rochester, NY, 14623, USA. His research interests include wireless interconnects, non-von Neumann computers, edge computing, and hardware security. He is a Senior Member of IEEE. Contact him at [axgeec@rit.edu](mailto:axgeec@rit.edu).

**SERGI ABADAL** is a distinguished researcher with Universitat Politècnica de Catalunya, Barcelona, 08034, Spain. His research interests include graphene antennas, chip-scale wireless communications, and computer architecture. Contact him at [abadal@ac.upc.edu](mailto:abadal@ac.upc.edu).

**ISHAN THAKKAR** is an assistant professor of electrical and computer engineering with the University of Kentucky, Lexington, KY, 50506, USA. His research interests include in-memory computing, optical computing, and interconnects. Contact him at [igthakkar@uky.edu](mailto:igthakkar@uky.edu).

**NATALIE ENRIGHT JERGER** is a professor and a Canada research chair in computer architecture with the University of Toronto, Toronto, ON, M5S 3G4, Canada. Her research interests include networks-on-chip, approximate computing, and Internet of Things. She is a Fellow of IEEE. Contact her at [enright@ece.utoronto.ca](mailto:enright@ece.utoronto.ca).

**MARC RIEDEL** is an associate professor of electrical and computer engineering with the University of Minnesota, Minneapolis, MN, 55455, USA. His research interests include digital design, DNA storage, DNA computing, and molecular

simulations. He is a Senior Member of IEEE. Contact him at [mriedel@umn.edu](mailto:mriedel@umn.edu).

**MASOUD BABAIE** is a tenured assistant professor with the Delft University of Technology, Delft, 2628 CD, The Netherlands. His research interests include wireless communications and cryogenic electronics for quantum computation. He is a Member of IEEE. Contact him at [m.Babaie@tudelft.nl](mailto:m.Babaie@tudelft.nl).

**RAJEEV BALASUBRAMONIAN** is a professor with the School of Computing, University of Utah, Salt Lake City, UT, 84112, USA. His research interests include memory security, and accelerators for machine learning and genomics. He is a Fellow of IEEE. Contact him at [rajeev@cs.utah.edu](mailto:rajeev@cs.utah.edu).

**ABU SEBASTIAN** is a distinguished research staff member and a technical manager with IBM Research, Zurich, 8803, Switzerland. His research interests include neuromorphic and in-memory computing, exploratory memory devices, and nanoscale dynamics and control. He is a Senior Member of IEEE. Contact him at [ASE@zurich.ibm.com](mailto:ASE@zurich.ibm.com).

**SUDEEP PASRICHA** is a professor with the Electrical and Computer Engineering Department, Colorado State University, Fort Collins, CO, 80523, USA. His research interests include chip-scale network and memory architectures, emerging technologies, hardware/software co-design, and cross-layer design optimizations. He is a Senior Member of IEEE. Contact him at [sudeep@colostate.edu](mailto:sudeep@colostate.edu).

**BARIS TASKIN** is a professor with the Electrical and Computer Engineering Department, Drexel University, Philadelphia, PA, 19104, USA. His research interests include circuits and systems design and design automation, particularly for clocking, networks-on-chip, and HW/SW co-design. He is a Senior Member of IEEE. Contact him at [taskin@coe.drexel.edu](mailto:taskin@coe.drexel.edu).