

## A Compact 10-MHz RC Frequency Reference With a Versatile Temperature Compensation Scheme

Pan, Sining; An, Xiaomeng; Yu, Zheru; Jiang, Hui; Makinwa, Kofi A.A.

**DOI**

[10.1109/JSSC.2023.3322307](https://doi.org/10.1109/JSSC.2023.3322307)

**Publication date**

2023

**Document Version**

Final published version

**Published in**

IEEE Journal of Solid-State Circuits

**Citation (APA)**

Pan, S., An, X., Yu, Z., Jiang, H., & Makinwa, K. A. A. (2023). A Compact 10-MHz RC Frequency Reference With a Versatile Temperature Compensation Scheme. *IEEE Journal of Solid-State Circuits*, 58(12), 3450 - 3458. <https://doi.org/10.1109/JSSC.2023.3322307>

**Important note**

To cite this publication, please use the final published version (if applicable). Please check the document version above.

**Copyright**

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

**Takedown policy**

Please contact us and provide details if you believe this document breaches copyrights. We will remove access to the work immediately and investigate your claim.

***Green Open Access added to TU Delft Institutional Repository***

***'You share, we take care!' - Taverne project***

**<https://www.openaccess.nl/en/you-share-we-take-care>**

Otherwise as indicated in the copyright section: the publisher is the copyright holder of this work and the author uses the Dutch legislation to make this work public.

# A Compact 10-MHz *RC* Frequency Reference With a Versatile Temperature Compensation Scheme

Sining Pan<sup>1</sup>, Member, IEEE, Xiaomeng An, Member, IEEE, Zheru Yu, Hui Jiang<sup>2</sup>, Senior Member, IEEE, and Kofi A. A. Makinwa<sup>3</sup>, Fellow, IEEE

**Abstract**—This article presents the design and implementation of a compact CMOS *RC* frequency reference. It consists of a frequency-locked loop (FLL) that locks the period of a voltage-controlled oscillator (VCO) to the time an *RC* network takes to charge to a reference voltage. Conventionally, an *RC* time constant with a near-zero temperature coefficient (TC) is realized by using a trimmed network of resistors with different TCs. In this work, such a network is used to realize a temperature-dependent reference voltage whose TC cancels that of a single-resistor *RC* time constant. Compared with the conventional approach, which requires resistors with TCs of opposite polarity, the proposed approach can be implemented with resistors with TCs of similar polarity, and so it can be implemented in most CMOS processes. To compensate for *RC* spread, a trimmed capacitor is used to adjust the nominal frequency. Two prototype chips were made, one based on *p*-*n*-polysilicon resistors and other based on silicided/*p*-diffusion resistors. Fabricated in a standard 180-nm CMOS technology, the polysilicon-based prototype has an active area of 0.01 mm<sup>2</sup> and an absolute inaccuracy of  $\pm 2800$  ppm from  $-45$  °C to 125 °C with a fixed TC-trim and a one-point frequency trim. After one week of accelerated aging at 150 °C, however, significant drift (5000 ppm) was observed. The diffusion-based prototype exhibits greater inaccuracy ( $\pm 14\,400$  ppm) but much less drift (600 ppm).

**Index Terms**—CMOS frequency reference, on-chip trimming, resistor aging, temperature compensation.

## I. INTRODUCTION

**M**OST electronic systems require frequency references for timing, communication, and synchronization. Crystal oscillators have traditionally been used because of their excellent accuracy and low jitter [1]. Being discrete components, however, they tend to be bulky and costly, making them

less suitable for low-cost applications, such as wake-up timers [2], [3] and micro-controllers [4].

Recently, various alternatives to crystal oscillators have been proposed, including oscillators based on micro-electromechanical system (MEMS) [5], bulk acoustic wave (BAW) [6] resonators, as well as thermal-diffusivity-based [6], *LC*-based [9], [10], and *RC*-based [11], [12], [13], [14], [15], [16] frequency references. Of these, oscillators based on MEMS and BAW resonators can achieve similar accuracy and jitter performance [5], [6]. However, their fabrication is not CMOS compatible, resulting in two-die solutions. While thermal-diffusivity-based frequency references [6] are CMOS-compatible, they rely on a power-hungry heater (several milliwatts) to establish well-defined thermal delays. *LC*-based frequency references can achieve excellent jitter and accuracy, but they typically operate at gigahertz (GHz) frequencies, consume milliwatts of power, and occupy significant chip area [9], [10], making them unsuitable for the targeted applications.

*RC*-based relaxation oscillators are better suited for applications with strict area and power constraints. Previous designs can achieve sub-0.01-mm<sup>2</sup> active area and consume only tens of microwatts [15], [16]. Over temperature, however, they typically suffer from frequency errors in the order of several 1000 ppm. By replacing their comparators with a loop filter and a voltage-controlled oscillator (VCO), relaxation oscillators can be transformed into frequency-locked loops (FLLs) [13]. Their short-term inaccuracy can then be improved to 100-ppm levels by using high-resolution compensation and trimming techniques, such as delta-sigma ( $\Delta\Sigma$ ) [11], [12] or pulse density modulation [13], but at the expense of chip area. However, their long-term stability is limited by resistor aging, which is now the subject of much research [17], [18], [19].

This article describes a compact FLL-based *RC* frequency reference. It locks the period of a VCO to the time an *RC* network takes to charge to a reference voltage established by a resistive divider. By adjusting the TC of the resistive divider instead of that of the *RC* network, 1st-order temperature compensation can be flexibly achieved with resistors with TCs of the same polarity, which are available in most CMOS processes. To investigate the long-term drift of different types of resistors, two prototype chips were fabricated, one based on polysilicon (poly) resistors (with negative TCs) and the other based on diffusion resistors (with positive TCs). The poly version achieved an inaccuracy of  $\pm 2800$  ppm from  $-45$  °C to 125 °C after a fixed TC trim and a one-point frequency

Manuscript received 22 May 2023; revised 26 July 2023 and 31 August 2023; accepted 26 September 2023. Date of publication 7 November 2023; date of current version 28 November 2023. This article was approved by Associate Editor Drew Hall. (Corresponding author: Kofi A. A. Makinwa.)

Sining Pan was with the Electronic Instrumentation Laboratory, Microelectronics Department, Faculty of EEMCS, Delft University of Technology, 2628CD Delft, The Netherlands. He is now with the School of Integrated Circuits, Tsinghua University, Beijing 100084, China.

Xiaomeng An was with the Electronic Instrumentation Laboratory, Microelectronics Department, Faculty of EEMCS, Delft University of Technology, 2628CD Delft, The Netherlands. She is now with the Information Science and Technology Department, Fudan University, Shanghai 200438, China.

Zheru Yu and Kofi A. A. Makinwa are with the Electronic Instrumentation Laboratory, Microelectronics Department, Faculty of EEMCS, Delft University of Technology, 2628CD Delft, The Netherlands (e-mail: k.a.a.makinwa@tudelft.nl).

Hui Jiang is with Silicon Integrated, 5656AE Eindhoven, The Netherlands. Color versions of one or more figures in this article are available at <https://doi.org/10.1109/JSSC.2023.3322307>.

Digital Object Identifier 10.1109/JSSC.2023.3322307




Fig. 1. Simplified schematics of (a) conventional RC relaxation oscillators and (b) conventional RC-based FLLs.

trim. Although the diffusion version achieves worse inaccuracy ( $\pm 14\,400$  ppm) over the same temperature range, its long-term drift (600 ppm), after one week of accelerated aging at  $150\text{ }^\circ\text{C}$ , is nearly  $10\times$  better than that of its poly counterpart.

The rest of this article is organized as follows. Section II discusses the architectural choices, while the circuits' nominal implementation details are briefly discussed in Section III. Measurement results of chips with different resistor combinations are presented in Section IV, and the frequency reference's performance is compared with the state of the art. Finally, conclusions are drawn in Section V.

## II. ARCHITECTURE AND DESIGN CONSIDERATIONS

### A. FLL

Fig. 1(a) shows the simplified diagram of a traditional RC relaxation oscillator. Despite being a simple and compact design, comparator non-idealities, e.g., offset, noise, and delay, severely limit its inaccuracy and jitter. Although techniques have been proposed to address the offset and delay issues [3], [20], the overall inaccuracy of such oscillators is generally limited to  $\sim 5000$  ppm over a wide temperature ( $>100\text{ }^\circ\text{C}$ ) and supply ( $>20\%$ ) range.

Frequency references based on FLLs can achieve better inaccuracy. One typical structure [21] is shown in Fig. 1(b). The front end is a Wheatstone bridge (WhB), which consists of three resistors, a switched-capacitor resistor ( $C_0$ ), and a stabilizing capacitor  $C_{STB}$ , which filters out the ripple on  $V_C$ . The WhB output is integrated and then applied to a VCO, whose output frequency, in turn, controls the equivalent resistance of  $C_0$ . At steady state, the large dc gain provided by the integrator will force a zero WhB output on average. Assuming  $R_1 = R_2$ , the resulting output frequency becomes

$$F_{OUT} \approx \frac{N}{R_0 C_0} \quad (1)$$

where  $N$  is the division ratio of the phase generation block.




Fig. 2. (a) Simplified schematics of the adopted FLL and (b) its timing diagram.

One drawback of this FLL design is its large chip area. To ensure a stable WhB output and thus high accuracy, a large  $C_{STB}$  (typically  $>50C_0$ ) is required. Also, an even larger integration capacitor ( $\sim 1000C_0$  in [21]) may be required to ensure that the dominant pole is set by the integrator and to minimize low-frequency noise.

To circumvent the need for large stabilizing/integration capacitors, a sampling-based front end [22] is adopted in this work. As shown in Fig. 2, during the reset phase ( $\Phi_{RST}$ ),  $C_0$  is charged to  $V_{DD}$ , while  $R_0$  is disconnected. Then during the discharging phase ( $\Phi_{DCHG}$ ),  $C_0$  is exponentially discharged via resistor  $R_0$ , so that its voltage at the end of this phase can be expressed as follows:

$$V_C = V_{DD} \cdot e^{-\frac{T_{DCHG}}{R_0 C_0}} \quad (2)$$

where  $T_{DCHG}$  is the phase duration. Finally, during the integration phase ( $\Phi_{INT}$ ), the error signal  $V_E$ , which is the difference between the resistive divider output [ $V_R = V_{DD} \cdot R_2 / (R_1 + R_2)$ ] and that of the capacitor ( $V_C$ ), is integrated and then used to control the VCO frequency. Since  $V_C$  will ultimately approach  $V_R$  given a large loop gain, the steady-state frequency output can be derived as follows:

$$F_{OUT} = \frac{N}{R_0 C_0 \cdot \ln(1 + R_1/R_2)}. \quad (3)$$

Apart from eliminating the stabilizing capacitor  $C_{STB}$ , the circuit is also free from the error introduced by  $V_C$  ripple [13], [21].

### B. Trimming Strategy

Since integrated resistors and capacitors both spread over process and temperature ( $>30\%$ ), the temperature dependence and the nominal frequency of the frequency reference should

be trimmed. In this work, this is done by simply trimming  $R_2$  and  $C_0$ , respectively.

Nominal frequency trimming is achieved by adjusting the value of  $C_0$ . To achieve high resolution, a coarse-fine trimming strategy is adopted, which will be elaborated on in Section III-A. Since the TCs of resistors are much larger (thousands of ppm/°C) than that of capacitors (less than 50 ppm/°C), an analog technique for compensating for resistor TC is required.

Conventionally, the analog TC compensation of RC oscillators is done by combining resistors with complementary TCs to realize a “zero” TC resistor  $R_0$  [15]. However, some processes do not have resistors with negative TCs. Furthermore, the switches needed to trim  $R_0$  will create trim-code-dependent parasitic capacitances, which will alter the effective RC time constant, resulting in extra frequency inaccuracy.

In this work,  $R_0$  and  $R_1$  are fixed resistors made from the same material, while the TC trimming is performed on  $R_2$  (Fig. 3). The resistive divider serves as a minimalist analog temperature sensor, which provides a reference voltage that tracks the temperature characteristics of the RC branch. As a result, the parasitic capacitance issue is mitigated. Moreover, the generated  $V_R$  is determined by the TC difference of  $R_1$  and  $R_2$  instead of by their absolute TCs. At room temperature ( $T_0$ ), we assume that the resistance of both  $R_1$  and  $R_2$  is  $R_{1T_0}$ , and that of  $R_0$  is  $R_{0T_0}$ . The linear TCs (TC1) of  $R_1$  and  $R_2$  are denoted by  $TC_{R1}$  and  $TC_{R2}$ , respectively. The resistance expressions of  $R_0/R_1/R_2$  then become

$$\begin{aligned} R_0(T) &= R_{0,T_0} \cdot (1 + \Delta T \cdot TC_{R1}) \\ R_1(T) &= R_{1,T_0} \cdot (1 + \Delta T \cdot TC_{R1}) \\ R_2(T) &= R_{2,T_0} \cdot (1 + \Delta T \cdot TC_{R2}) \end{aligned} \quad (4)$$

where  $\Delta T$  is the temperature difference with respect to the room temperature. Equation (3) can then be approximated by applying the Taylor expansion, i.e.,

$$F_{OUT} = \frac{N}{\tau_0 \ln 2} \left( 1 - \Delta T \left( \left( \ln 2 + \frac{1}{2} \right) \cdot TC_{R1} - \frac{1}{2} TC_{R2} \right) \right) \quad (5)$$

where  $\tau_0 = R_{0T_0} C_0$  is the RC time constant at room temperature. To achieve a 1st-order temperature compensation, the relationship between the TCs should be

$$TC_{R2} = (2 \ln 2 + 1) \cdot TC_{R1} \approx 2.39 TC_{R1} \quad (6)$$

which can be achieved by using resistors with the same TC1 polarity. It should be noted that the approximation above only holds for small resistance variations. Circuit simulations or numerical calculations are required to analyze the temperature characteristics of designs based on high-TC resistors (e.g., diffusion and silicided ones) over a wide temperature range.

In the first prototype chip,  $R_0$  is realized as a p-type polysilicon (p-poly) resistor, since this has the lowest TC (Fig. 4) in the chosen 180-nm technology.  $R_1$  is made from the same material, while  $R_2$  is a series combination of p-type and n-type polysilicon (n-poly) resistors. After compensation,




Fig. 3. (a) Trimmed devices. (b) Corresponding characteristics of voltage output signals.




Fig. 4. Temperature characteristics of resistors in the chosen standard 180-nm technology.




Fig. 5. Simulated frequency error over temperature with different resistors and TC compensation scenarios.

a negative 2nd-order TC (TC2) remains, resulting in a simulated frequency error of  $\sim \pm 1100$  ppm over temperature, as shown in Fig. 5. Interestingly, compared with an ideal 1st-order TC compensation, the proposed trimming method introduces a small positive TC2 due to the  $1/X$  and logarithmic terms in (3), resulting in slightly less error.

In the second prototype chip,  $R_0$  and  $R_1$  are made from p-diffusion (p-diff) resistors, which have a positive TC1




Fig. 6. Simplified circuit diagram of the proposed RC frequency reference.

(Fig. 4). Both the silicided diffusion (s-diff) and n-well resistors have a larger positive TC1, and so, in principle, could both be used to realize an  $R_2$  that cancels the TC1 of  $R_0$ . However, since n-well resistors have a large minimum width and a large TC spread [23], s-diff resistors were chosen.

### III. CIRCUIT IMPLEMENTATION

A simplified circuit diagram of the proposed RC frequency reference is shown in Fig. 6. To achieve a good trade-off between chip area and output frequency, the RC discharging time is set to 25 ns, corresponding to a 40-MHz internal frequency. A standard 10-MHz output frequency is then generated by a clock divider.

#### A. Capacitor Trimming

To save area in the chosen 180-nm technology, all the capacitors are implemented as metal–insulation–metal (MIM) capacitors, whose density is about  $2.4\times$  larger than that of the available metal–oxide–metal (MOM) capacitors. To achieve high trimming resolution without dramatically increasing the overall capacitor value, a coarse-fine structure [Fig. 7(a)] is adopted. Introducing an offset of 40 fF allows the LSB of the capacitive digital-to-analog converter (DAC) to be set to 10 pF, instead of to a design-rule restricted 40 fF, which corresponds to  $\sim 1\%$  resolution of the coarse trimming capacitor bank ( $C_C$ ). By connecting the fine-trimming capacitor bank ( $C_F$ ) in series with a small 50-fF capacitor ( $C_S$ ), the effect of changes in  $C_F$  on  $C_0$  will be down scaled. Simulation results show that the worst-case capacitance trimming resolution is then 0.73 fF, which ensures that the frequency trimming resolution stays below 0.1% over corners [Fig. 7(b)]. To avoid creating a floating node, the junction of  $C_S$  and  $C_F$  is periodically connected to the virtual ground of the  $G_m$ -C integrator.

#### B. Resistor Trimming

To allow the TC1 and nominal frequency trims to be done orthogonally, the two types of resistors have been scaled to obtain the same nominal resistance per unit length, and then configured as shown in Fig. 8(a). Taking the poly version, for example, the TC1 of the frequency reference can be trimmed from  $-40$  to  $40$  ppm/ $^\circ\text{C}$  in 16 steps, which corresponds to a




Fig. 7. (a) Coarse-fine capacitor trimming and its implementation. (b) Trimming resolution over corners and fine-trimming codes.

resistor spread of  $\pm 20\%$ . Due to the TC contributions from the interface resistance and the contact resistance, the actual TC of the poly resistors is somewhat larger than the simulation results shown in Fig. 5. In this work,  $R_0$  is set to 36 k $\Omega$ , while setting  $R_1 = R_2 = 100$  k $\Omega$  results in an even power split between the RC and the resistive divider branches.

#### C. $G_m$ -C Integrator, Notch Filter, and VCO

To improve the FLL's energy efficiency,  $\Phi_{\text{INT}}$  is  $2\times$  longer than  $\Phi_{\text{RST}}$  or  $\Phi_{\text{DCHG}}$  [Fig. 9(b)], such that the signal amplitude of the RC front end is enlarged given the same  $G_m$  stage noise. To suppress the  $1/f$  noise of the  $G_m$  stage and improve the oscillator's long-term stability, it is chopped at  $F_{\text{VCO}}/32$  (1.25 MHz), with the chopping transitions occurring when the integrator is gated ( $\Phi_{\text{INT}} = 0$ ). However, the resulting chopper ripple at the VCO input ( $V_{\text{CTRL}}$ ) will increase its output jitter. Increasing the chopping frequency or lowering the  $G_m/C_{\text{INT}}$  ratio can solve this issue. However, the former leads to more




Fig. 8. (a) Implementation of the 4-bit resistor trimming in the first prototype using p-poly/n-poly resistors. (b) Simulated temperature coefficients (TCs) (box method) from  $-45^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .

residual offset, and thus worse inaccuracy, while the latter results in a trade-off between jitter performance and capacitor area. In this work, a compact switched-capacitor notch filter is implemented to suppress the chopping ripple without a large  $C_{\text{INT}}$  (7 pF) [25]. By driving the filter with two capacitors  $C_{\text{MID}}$  (1.8 pF) and  $C_{\text{HOLD}}$  (2.7 pF) using CMOS non-overlapping switches, the voltage across  $C_{\text{INT}}$  is effectively sampled at  $F_{\text{VCO}}/64$  (625 kHz), resulting in a ripple-free VCO input voltage ( $V_{\text{CTRL}}$ ) and reduced jitter.

Fig. 9(a) shows the schematic of the chopped telescopic  $G_m$ . It has an 80-dB dc gain and a nominal transconductance of  $5\ \mu\text{S}$ . With self-biased cascodes based on medium- $V_{\text{th}}$  (M-vt) transistors, no cascode bias-voltage generation is required, thus saving some chip area/power. The VCO consists of a PMOS current source that drives a three-stage current-starved ring oscillator, whose output is level-shifted to drive the non-overlapping clock generation circuit.

#### IV. MEASUREMENT RESULTS AND DISCUSSION

Two prototype chips have been fabricated in a standard 180-nm CMOS technology. The first chip implements 16 identical frequency references based on p/n-poly resistors (both with negative TCs) [Fig. 10 (top)]. All the transistors and resistors are placed below MIM capacitors for area saving. The second chip implements frequency references based on s/p-diff resistors (both with positive TCs) [Fig. 10 (bottom)]. To achieve the same nominal resistance using the low-Ohmic silicided resistors and thus enable a fair comparison, the latter reference circuit is somewhat larger ( $0.0145\ \text{mm}^2$ ) than the first one ( $0.01\ \text{mm}^2$ ). At room temperature, a single frequency reference draws  $56.7\ \mu\text{A}$  ( $27.5\text{-}\mu\text{A}$  analog and  $29.2\text{-}\mu\text{A}$  digital) from a 1.5-V supply, and about 2/3 of the digital power is used to drive the output buffer.




Fig. 9. (a) Implementation of the  $G_m$ - $C$  integrator and the notch filter. (b) Timing diagram.

##### A. Startup and Stability

Although the use of a notch filter introduces an excess delay of roughly eight front-end cycles ( $\sim 800\ \text{ns}$  at steady state), the dominant pole ( $\sim 110\ \text{kHz}$ ) of the proposed FLL is set by the  $G_m$ - $C$  filter ( $G_m \approx 5\ \mu\text{S}$  and  $C \approx 7\ \text{pF}$ ), resulting in an over  $10\times$  frequency margin and well-defined stability. As shown in Fig. 11, after resetting  $V_{\text{CTRL}}$  to ground, the output frequency settles within about  $30\ \mu\text{s}$ . A step-wise settling transient will appear after chopping and notch filtering are enabled, but the settling time remains unchanged.

##### B. Noise Performance

As shown in Fig. 12, the FLL achieves a closed loop period jitter of 45 ps, which is only slightly worse than the open loop jitter ( $\sim 40\ \text{ps}$ ) determined by the ring VCO and its following level shifter. After disabling the notch filter (fixing  $\Phi_S = 1$  and  $\Phi_H = 0$ ), however, the jitter will become significantly larger ( $\sim 79\ \text{ps}$ ). The frequency reference achieves an Allan deviation of 2.3 ppm for a 0.6-s stride, as shown in Fig. 13.

##### C. Trimming and Temperature Characteristics of the First Prototype

Seven ceramic packaged chips (112 samples) from one wafer were trimmed and then characterized in a temperature-controlled oven. As expected, the resistor TC spread from the same batch turned out to be quite small ( $\pm 8\ \text{ppm}/^{\circ}\text{C}$ ), allowing a fixed 4-bit TC trim code (corresponding to the TT corner




Fig. 10. Chip micrograph and power breakdown of the p-n-poly based frequency reference (top). Chip micrograph of the second TO with the s-p-diffusion-based frequency reference (bottom).




Fig. 11. Transient response after  $V_{CTRL}$  reset.

simulation) to be determined by characterizing one sample over temperature. After this, the nominal frequency spread ( $\pm 1.9\%$  within the tested batch) was individually trimmed at room temperature (RT,  $\sim 25^\circ\text{C}$ ) by adjusting the 12-bit coarse-fine capacitor bank.

As shown in Fig. 14(a), this first frequency reference prototype achieves an inaccuracy of  $\pm 0.28\%$  from  $-45^\circ\text{C}$  to  $125^\circ\text{C}$ , resulting in a frequency inaccuracy of  $\pm 2800$  ppm and a residual TC of  $31.5$  ppm/ $^\circ\text{C}$  (box method). Due to the instability of the poly resistors, however, significant hysteresis (worst case  $1500$  ppm) is observed as the samples are cycled from hot to cold, while the cycle-to-cycle variation is much smaller ( $\pm 200$  ppm).

To investigate the effect of stress, seven chips from the same batch were plastic-packaged and then characterized. Although the nominal frequency spread then becomes about  $1.7\times$  larger than that of the ceramic packaged chips, a fixed TC trimming




Fig. 12. Jitter performance of the frequency reference under different conditions. (a) Open-loop. (b) Closed-loop, notch filter disabled. (c) Closed-loop, notch filter enabled.




Fig. 13. Allan deviation of the frequency reference.

code could still be used, but with a 3-LSB offset compared with the code used for the ceramic packaged chips. A similar frequency inaccuracy of  $\pm 3000$  ppm was achieved after one-point calibration, as shown in Fig. 14(b), while the master curve and the hysteresis curve only changed slightly.

#### D. Resistor Aging and Other Prototype

To investigate the effect of resistor aging, an accelerated aging experiment was performed by storing the chips at  $150^\circ\text{C}$  for one week while powered OFF. As shown in Fig. 15, the output of the p-n-poly prototype then drifted by about  $5000$  and  $2000$  ppm when packaged in ceramic and plastic, respectively. The smaller drift of the plastic packaged chips may be due to the effective pre-aging caused by their high-temperature ( $> 180^\circ\text{C}$ ) packaging process. Since the frequency error due to TC drift is still less than that due to TC curvature, it may be concluded that the long-term inaccuracy of the frequency reference can be further improved by periodically trimming its output frequency against an external [27] or internal [18] reference.

In contrast, the diffusion resistor prototypes exhibits much better long-term stability. As shown in Fig. 16, they exhibit greater robustness to aging ( $600$  ppm, almost  $10\times$  less than their poly counterparts) at the expense of somewhat more



TABLE I  
PERFORMANCE SUMMARY AND COMPARISON WITH OTHER STATE-OF-THE-ART WORKS

Reference	This work			Gurleyuk JSSC 2022	Jiang ISSCC 2021	Khashaba JSSC 2022	Wang TCAS-I 2016	Lee JSSC 2020	Park ISSCC 2023
Technology	0.18 $\mu$ m			0.18 $\mu$ m	0.18 $\mu$ m	65nm	0.18 $\mu$ m	0.18 $\mu$ m	65nm
Resistors	p-poly/ n-poly		p-diff/ silicided diff	p-poly/ silicided poly	p-poly/ silicided poly	p-poly/n-poly/ silicided poly	p-poly/ n-diffusion	Not clear	p-poly/n-poly/ VIA
Area [mm <sup>2</sup> ]	0.01		0.0145	0.3	0.06	0.18	0.012	0.015	0.22
Frequency [Hz]	10M			16M	16M	32M	12.77M	10.5M	100M
Power [ $\mu$ W]	85 <sup>a</sup>			220	158	34	56.2	219.8	142
Power efficiency [pJ/cycle]	8.5			13.8	9.9	1.1	4.4	21	1.42
Supply range [V]	1.5~1.8			1.6~2	1.6~2	1.1~2.3	0.6~1.1	1.4~2.2	1.1~1.3
Supply sensitivity [ppm/V]	3500		XXX	1200	2000	80 <sup>d</sup>	10000	44000	1400
Jitter [ppm]	414			638	196	713	983	104	510
Allan deviation [ppm]	2.3			0.32	0.35	2.5	-	2.8	8.1
Temp. range [°C]	-45~125			-45~85	-45~85	-40~85	-30~120	-45~125	-40~85
Packaging	Ceramic	Plastic	Ceramic	Ceramic	Ceramic	Plastic	-	-	Plastic
Max. Freq. error [ppm]	$\pm 2800$	$\pm 3500$	$\pm 14400$	$\pm 90$	$\pm 400$	$\pm 400$	$\pm 9000$ <sup>b</sup>	-	$\pm 760$
Temp. coefficient [ppm/°C]	31.5 <sup>c</sup>	35.3 <sup>c</sup>	169.2 <sup>c</sup>	1.3 <sup>c</sup>	6 <sup>c</sup>	8.4	31	137	12.2
Trimming points	1+batch			2+batch	1+batch	2	1	0	2
Number of samples	112			20	18	6	4	15	11
Max. aging error [ppm] <sup>e</sup>	5000	2000	600	-	-	-	-	-	410 <sup>f</sup>

<sup>a</sup> Including driver <sup>b</sup> Estimated from inaccuracy plots <sup>c</sup> Box method <sup>d</sup> LDO used <sup>e</sup> 150°C for 1 week <sup>f</sup> 125°C for 3 weeks, with compensation




Fig. 14. Temperature sensitivity and hysteresis of the p/n-poly frequency reference after a one-point calibration at RT of (a) ceramic packaged chips and (b) plastic packaged chips.

hysteresis (3000 ppm), a larger TC2, and thus worse inaccuracy ( $\sim 14\,400$  ppm). Compared with the simulation results [Fig. 5(b)], the degraded inaccuracy is probably due to the use of near-minimum-width resistors, whose temperature dependency then differs somewhat from the nominal model. This discrepancy also meant that the implemented TC1 trim did not have enough correction range.




Fig. 15. Aging effect of the p/n-poly frequency reference with (a) ceramic and (b) plastic packaging.

### E. Comparison to Previous Work

Table I summarizes the performance summary of the proposed RC frequency references, and compares them with the




Fig. 16. Characteristics of ceramic packaged RC frequency reference based on s-p-diff resistors (a) frequency error after a one-point calibration and (b) aging effect.

state of the art. Despite being implemented in a relatively mature 0.18- $\mu\text{m}$  technology, the p/n-poly prototype achieves the best absolute inaccuracy among compact ( $\sim 0.01 \text{ mm}^2$ ) frequency reference designs after a one-point calibration. In addition, the effect of packaging stress and aging of different types of resistors has been characterized.

## V. CONCLUSION

This article presents a compact CMOS RC frequency reference with on-chip calibration. It employs an FLL, in which a resistive divider generates a temperature-compensating reference voltage for a switched RC branch, whose discharging time, in turn, determines the period of a VCO. The resistive divider can be implemented with resistors with TCs of the same polarity, making it suitable for use in most CMOS processes. Implemented in a standard 180-nm technology and using p/n-polysilicon resistors, both with a positive TC, a prototype frequency reference occupies only  $0.01 \text{ mm}^2$  and achieves an absolute inaccuracy of  $\pm 2800 \text{ ppm}$  from  $-45 \text{ }^\circ\text{C}$  to  $125 \text{ }^\circ\text{C}$  after a fixed TC trim and a one-point frequency trim. After one week of accelerated aging at  $150 \text{ }^\circ\text{C}$ , however, the prototype exhibited significant drift ( $5000 \text{ ppm}$ ). Under the same conditions, a prototype based on silicided/p-diffusion resistors exhibited much less drift ( $600 \text{ ppm}$ ), at the expense of worse inaccuracy, mainly due to a larger 2nd-order non-linearity. Overall, this article presents a promising architecture

for the realization of compact and stable RC frequency references in a wide variety of CMOS processes.


## ACKNOWLEDGMENT

The authors would like to thank Zu-Yao Chang and Lukasz Pakula for their help with chip bonding and Zhong Tang for his help with the measurements.

## REFERENCES

- [1] C. S. Lam, "A review of the recent development of MEMS and crystal oscillators and their impacts on the frequency control products industry," in *Proc. IEEE Ultrason. Symp.*, Nov. 2008, pp. 694–704.
- [2] D. Griffith, P. T. Roine, J. Murdock, and R. Smith, "A 190 nW 33 kHz RC oscillator with  $\pm 0.21\%$  temperature stability and 4 ppm long-term stability," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2014, pp. 300–301.
- [3] A. Paidimarri, D. Griffith, A. Wang, G. Burra, and A. P. Chandrakasan, "An RC oscillator with comparator offset cancellation," *IEEE J. Solid-State Circuits*, vol. 51, no. 8, pp. 1866–1877, Aug. 2016.
- [4] T. Wang et al., "A  $6 \mu\text{W}$   $\pm 50 \text{ ppm}/^\circ\text{C}$   $\pm 1500 \text{ ppm/V}$  1.5 MHz RC oscillator using self-regulation," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 66, no. 8, pp. 1297–1301, Aug. 2019.
- [5] M. H. Perrott et al., "A temperature-to-digital converter for a MEMS-based programmable oscillator with  $< \pm 0.5 \text{ ppm}$  frequency stability and  $< 1 \text{ ps}$  integrated jitter," *IEEE Journal of Solid-State Circuits*, vol. 48, no. 1, pp. 276–291, Jan. 2013.
- [6] D. Griffith et al., "An integrated BAW oscillator with  $< \pm 30 \text{ ppm}$  frequency stability over temperature, package stress, and aging suitable for high-volume production," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2020, pp. 58–60.
- [7] S. M. Kashmiri, M. A. P. Pertijs, and K. A. A. Makinwa, "A thermal-diffusivity-based frequency reference in standard CMOS with an absolute inaccuracy of  $\pm 0.1\%$  from  $-55^\circ\text{C}$  to  $125 \text{ }^\circ\text{C}$ ," *IEEE J. Solid-State Circuits*, vol. 45, no. 12, pp. 2510–2520, Dec. 2010.
- [8] S. M. Kashmiri, K. Souri, and K. A. A. Makinwa, "A scaled thermal-diffusivity-based 16 MHz frequency reference in  $0.16 \mu\text{m}$  CMOS," *IEEE J. Solid-State Circuits*, vol. 47, no. 7, pp. 1535–1545, Jul. 2012.
- [9] A. S. Delke, A.-J. Annema, M. S. O. Alink, Y. Jin, J. Verlinden, and B. Nauta, "A single-trim frequency reference achieving  $\pm 120 \text{ ppm}$  accuracy from  $-50 \text{ }^\circ\text{C}$  to  $170 \text{ }^\circ\text{C}$ ," *IEEE J. Solid-State Circuits*, vol. 56, no. 11, pp. 3434–3444, Nov. 2021.
- [10] P. Greiner, J. Grosinger, C. Steffan, G. Holweg, and W. Bösch, "Non-trimmable LC oscillator for all CMOS frequency control," in *Proc. 41st Eur. Solid-State Circuits Conf. (ESSCIRC)*, Sep. 2015, pp. 140–143.
- [11] Ç. Gürleyük, L. Pedalà, S. Pan, F. Sebastiano, and K. A. A. Makinwa, "A CMOS dual-RC frequency reference with  $\pm 200 \text{ ppm}$  inaccuracy from  $-45 \text{ }^\circ\text{C}$  to  $85 \text{ }^\circ\text{C}$ ," *IEEE J. Solid-State Circuits*, vol. 53, no. 12, pp. 3386–3395, Dec. 2018.
- [12] H. Jiang, S. Pan, C. Gurleyuk, and K. A. A. Makinwa, "A  $0.14 \text{ mm}^2$  16 MHz CMOS RC frequency reference with a 1-point trimmed inaccuracy of  $\pm 400 \text{ ppm}$  from  $-45 \text{ }^\circ\text{C}$  to  $85 \text{ }^\circ\text{C}$ ," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2021, pp. 436–438.
- [13] A. Khashaba, J. Zhu, N. Pal, M. G. Ahmed, and P. K. Hanumolu, "A 32-MHz,  $34 \mu\text{W}$  temperature-compensated RC oscillator using pulse density modulated resistors," *IEEE J. Solid-State Circuits*, vol. 57, no. 5, pp. 1470–1479, May 2022.
- [14] Ç. Gürleyük, S. Pan, and K. A. A. Makinwa, "A 16 MHz CMOS RC frequency reference with  $\pm 90 \text{ ppm}$  inaccuracy from  $-45 \text{ }^\circ\text{C}$  to  $85 \text{ }^\circ\text{C}$ ," *IEEE J. Solid-State Circuits*, vol. 57, no. 8, pp. 2429–2437, Aug. 2022.
- [15] J. Wang, W. L. Goh, X. Liu, and J. Zhou, "A 12.77-MHz 31 ppm/ $^\circ\text{C}$  on-chip RC relaxation oscillator with digital compensation technique," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 63, no. 11, pp. 1816–1824, Nov. 2016.
- [16] J. Lee, A. K. George, and M. Je, "An ultra-low-noise swing-boosted differential relaxation oscillator in  $0.18 \text{ }\mu\text{m}$  CMOS," *IEEE J. Solid-State Circuits*, vol. 55, no. 9, pp. 2489–2497, Sep. 2020.
- [17] X. An, S. Pan, H. Jiang, and K. A. A. Makinwa, "A  $0.01 \text{ mm}^2$  10 MHz RC frequency reference with a 1-point on-chip-trimmed inaccuracy of  $\pm 0.28\%$  from  $-45 \text{ }^\circ\text{C}$  to  $125 \text{ }^\circ\text{C}$  in  $0.18 \mu\text{m}$  CMOS," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2023, pp. 60–61.

- [18] K.-S. Park et al., "A 1.4  $\mu\text{W}/\text{MHz}$  100 MHz RC oscillator with  $\pm 1030$  ppm inaccuracy from  $-40$   $^{\circ}\text{C}$  to  $85$   $^{\circ}\text{C}$  after accelerated aging for 500 hours at  $125$   $^{\circ}\text{C}$ ," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2023, pp. 62–63.
- [19] A. S. Delke, T. J. Hoen, A.-J. Annema, Y. Jin, J. Verlinden, and B. Nauta, "A single-trim frequency reference system with  $0.7$  ppm/ $^{\circ}\text{C}$  from  $-63$   $^{\circ}\text{C}$  to  $165$   $^{\circ}\text{C}$  consuming  $210$   $\mu\text{W}$  at  $70$  MHz," *IEEE J. Solid-State Circuits*, vol. 58, no. 9, pp. 2585–2596, Sep. 2023.
- [20] J. Mikulic, G. Schatzberger, and A. Baric, "A 1-MHz on-chip relaxation oscillator with comparator delay cancelation," in *Proc. 43rd IEEE Eur. Solid State Circuits Conf. (ESSCIRC)*, Sep. 2017, pp. 95–98.
- [21] H. Jiang, C.-C. Huang, M. R. Chan, and D. A. Hall, "A 2-in-1 temperature and humidity sensor with a single FLL wheatstone-bridge front-end," *IEEE J. Solid-State Circuits*, vol. 55, no. 8, pp. 2174–2185, Aug. 2020.
- [22] A. Khashaba, J. Zhu, A. Elmallah, M. Ahmed, and P. K. Hanumolu, "3.2 A  $0.0088$  mm<sup>2</sup> resistor-based temperature sensor achieving  $92$  fJ·K<sup>2</sup> FoM in  $65$  nm CMOS," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2020, pp. 60–62.
- [23] J.-J. Horng et al., "A  $0.7$  V resistive sensor with temperature/voltage detection function in  $16$  nm FinFET technologies," in *Proc. Symp. VLSI Circuits Dig. Tech. Papers*, Jun. 2014, pp. 1–2.
- [24] Y. Ji, J. Liao, S. Arjmandpour, A. Novello, J.-Y. Sim, and T. Jang, "A second-order temperature-compensated on-chip R-RC oscillator achieving  $7.93$  ppm/ $^{\circ}\text{C}$  and  $3.3$  pJ/Hz in  $-40$   $^{\circ}\text{C}$  to  $125$   $^{\circ}\text{C}$  temperature range," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, vol. 65, Feb. 2022, pp. 1–3.
- [25] P. Park, D. Ruffieux, and K. A. A. Makinwa, "A thermistor-based temperature sensor for a real-time clock with  $\pm 2$  ppm frequency stability," *IEEE J. Solid-State Circuits*, vol. 50, no. 7, pp. 1571–1580, Jul. 2015.
- [26] A. Andrei, C. Malhaire, S. Brida, and D. Barbier, "Reliability study of AlTi/TiW, polysilicon and ohmic contacts for piezoresistive pressure sensors applications," in *Proc. IEEE Sensors*, May 2004, pp. 1125–1128.
- [27] Microchip Technology Inc. *AN8002—AVR055: Using a 32 kHz XTAL for RunTime Calibration of the Internal RC*. Accessed: Apr. 2023. [Online]. Available: <https://ww1.microchip.com/downloads/en/Appnotes/doc8002.pdf>



**Sining Pan** (Member, IEEE) received the B.Sc. degree in electronic engineering from Tsinghua University, Beijing, China, in 2013, and the M.Sc. and Ph.D. degrees (cum laude) in electrical engineering from the Delft University of Technology, Delft, The Netherlands, in 2016 and 2021, respectively.

He was a Post-Doctoral Researcher with the Electronic Instrumentation Laboratory, Delft University of Technology. In 2022, he joined the School of Integrated Circuits, Tsinghua University, as an Assistant Professor. He has authored or coauthored

over 30 technical articles, including 12 from the IEEE International Solid-State Circuits Conference (ISSCC) and nine from the IEEE JOURNAL OF SOLID-STATE CIRCUITS (JSSC). His research interests include smart sensors, CMOS frequency references, and delta-sigma ( $\Delta\Sigma$ ) modulators.

Dr. Pan was a recipient of the ADI Outstanding Student Designer Award in 2019 and the IEEE SSCS Predoctoral Achievement Award in 2020. He served as a Technical Committee Member for ASSCC 2023.



**Xiaomeng An** (Member, IEEE) received the B.Sc. degree in electrical engineering from Shanghai Maritime University, Shanghai, China, in 2019, and the M.Sc. degree in electrical engineering from TU Delft, Delft, The Netherlands, in 2022. She is currently pursuing the Ph.D. degree with Fudan University, Shanghai, with a focus on the design of inductive displacement sensors.



**Zheru Yu** received the B.Sc. degree in electrical engineering from Peking University, Beijing, China, in 2022. He is currently pursuing the M.Sc. degree with the Delft University of Technology, Delft, The Netherlands.

His research interests include frequency references and low-offset amplifiers.



**Hui Jiang** (Senior Member, IEEE) was born in Jiamusi, China. He received the M.E. degree in integrated circuit engineering from Tsinghua University, Beijing, China, in 2013, and the Ph.D. degree from the Delft University of Technology, Delft, The Netherlands, in 2019.

From 2018 to 2020, he was a Researcher with the IMEC/Holst Center, Eindhoven, The Netherlands. From 2020 to 2021, he was a Post-Doctoral Researcher with the Electronic Instrumentation Laboratory, Delft University of Technology. In 2021,

he joined Silicon Integrated Company Ltd., where he is currently a Principal Scientist. He has authored or coauthored several patents and publications in IEEE JOURNAL OF SOLID-STATE CIRCUITS (JSSC), SSC-L, IEEE International Solid-State Circuits Conference (ISSCC), IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) Systems, A-SSCC, CICC, and ESSCIRC. His research interests include precision sensor readout ICs, high-resolution ADCs, and biomedical electronics.

Dr. Jiang was a recipient of the IEEE Solid-State Circuits Society Predoctoral Achievement Award in 2018. He is an Associate Editor of IEEE SENSORS JOURNAL.



**Kofi A. A. Makinwa** (Fellow, IEEE) received the B.Sc. and M.Sc. degrees from Obafemi Awolowo University, Ife, Nigeria, in 1985 and 1988, respectively, the M.E.E. degree from the Philips International Institute, Eindhoven, The Netherlands, in 1989, and the Ph.D. degree from the Delft University of Technology, Delft, The Netherlands, in 2004.

From 1989 to 1999, he was a Research Scientist with Philips Research Laboratories, The Netherlands. Since 1999, he has been with

Delft University of Technology, where he is an Antoni van Leeuwenhoek Professor and the Head of the Microelectronics Department. His research interests include the design of mixed-signal circuits, sensor interfaces, and smart sensors. This has led to 20+ books, 350+ technical articles, and 30+ patents.

Dr. Makinwa is a member of the Royal Netherlands Academy of Arts and Sciences. He is a co-recipient of 18 best paper awards from the IEEE JOURNAL OF SOLID-STATE CIRCUITS (JSSC), IEEE International Solid-State Circuits Conference (ISSCC), and VLSI Symposium. He was the Analog Subcom Chair of ISSCC and has served on the program committees for several other IEEE conferences. He was a Distinguished Lecturer of the Solid-State Circuits Society and an Elected Member of its Adcom. He is currently an Executive Committee Member of the VLSI Symposium and a Co-Organizer of the Advances in Analog Circuit Design (AACD) Workshop and the IEEE Sensor Interfaces Meeting (SIM). At the 70th Anniversary of ISSCC, he was recognized as its top contributor.