

Low-Depth Flag-Style Syndrome Extraction for Small Quantum Error-Correction Codes

Bhatnagar, Dhruv ; Steinberg, Matthew; Elkouss, David; Almudever, Carmen; Feld, Sebastian

DOI 10.1109/QCE57702.2023.00016

Publication date 2023 Document Version Final published version

Published in

Proceedings - 2023 IEEE International Conference on Quantum Computing and Engineering, QCE 2023

Citation (APA)

Bhatnagar, D., Steinberg, M., Elkouss, D., Almudever, C., & Feld, S. (2023). Low-Depth Flag-Style Syndrome Extraction for Small Quantum Error-Correction Codes. In H. Muller, Y. Alexev, A. Delgado, & G. Byrd (Eds.), *Proceedings - 2023 IEEE International Conference on Quantum Computing and Engineering, QCE 2023* (pp. 63-69). (Proceedings - 2023 IEEE International Conference on Quantum Computing and Engineering, QCE 2023; Vol. 1). IEEE. https://doi.org/10.1109/QCE57702.2023.00016

Important note

To cite this publication, please use the final published version (if applicable). Please check the document version above.

Copyright

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Takedown policy

Please contact us and provide details if you believe this document breaches copyrights. We will remove access to the work immediately and investigate your claim.

Low-Depth Flag-Style Syndrome Extraction for Small Quantum Error-Correction Codes

Dhruv Bhatnagar* Quantum & Computer Engineering Department Delft University of Technology 2628 CD Delft, The Netherlands d.bhatnagar@student.tudelft.nl

David Elkouss OIST Graduate University Okinawa, Japan david.elkouss@oist.jp

Carmen G. Almudever Networked Quantum Devices Unit Computer Engineering Department Technical University of Valencia Valencia, Spain cargara2@disca.upv.es

Matthew Steinberg* Quantum & Computer Engineering Department Delft University of Technology 2628 CD Delft, The Netherlands matt.steinberg3@gmail.com

Sebastian Feld Quantum & Computer Engineering Department Delft University of Technology 2628 CD Delft, The Netherlands s.feld@tudelft.nl

Abstract—Flag-style fault-tolerance has become a linchpin in the realization of small fault-tolerant quantum-error correction experiments. The flag protocol's utility hinges on low qubit overhead, which is typically much smaller than in other approaches. However, as in most fault-tolerance protocols, the advantages of flag-style error correction come with a tradeoff: fault tolerance can be guaranteed, but such protocols involve high-depth circuits, due to the need for repeated stabilizer measurements. Here, we demonstrate that a dynamic choice of stabilizer measurements, based on past syndromes, and the utilization of elements from the full stabilizer group, leads to flag protocols with lower-depth syndrome-extraction circuits for the [[5,1,3]] code, as well as for the Steane code when compared to the standard methods in flag fault tolerance. We methodically prove that our new protocols yield fault-tolerant lookup tables, and demonstrate them with a pseudothreshold simulation, showcasing large improvements for all protocols when compared to previously-established methods. This work opens the dialogue on exploiting the properties of the full stabilizer group for reducing circuit overhead in faulttolerant quantum-error correction.

Index Terms-quantum-error correction, stabilizer codes, flag fault tolerance, syndrome extraction, quantum computing

I. INTRODUCTION

Flag-style fault-tolerant quantum-error correction gives rise to syndrome extraction with fewer ancilla qubits than other typical fault-tolerance protocols (FT) in quantum-error correction [1]–[3]. First developed in [4]–[6], the protocol allows for higher-weight errors to propagate through an extra ancilla qubit which is known as the *flag qubit*. It has been shown that this additional ancilla qubit permits the efficient determination of the most-likely corresponding low-weight errors, as well as correction of higher-weight errors in subsequent errorcorrection rounds.

Having been extended to many different stabilizer codes within the fault-tolerance domain, as well as for fault-tolerant

Work licensed under Creative Commons Attribution 4.0 License. https://creativecommons.org/licenses/by/4.0/

state preparation and quantum computation, among others [6]-[22], the flag protocol has enabled the realization of several experiments demonstrating fault-tolerant quantum-error correction techniques using current noisy intermediate-scale quantum (NISQ) hardware [23]-[26]. The flag protocol has in particular found great applicability in stabilizer codes, where one usually requires a step of classical processing in order to ascertain which stabilizer generator to measure next in an iterative sequence. This technique is known as adaptive syndrome extraction [1], [4]. In most cases, central to the protocol is the assumption that reset and measurement operations for ancilla qubits can be completed relatively quickly, although adaptations of the original flag protocol can address this issue with static syndrome-extraction sequences for architectures with slower qubit-readout and reset times [12]. In this paper, we focus on the regime of fast measurement and reset operations; we reserve the consideration of our new protocols for the slow measurement and reset regime in future work.

In most fault-tolerance protocols currently known, stabilizer measurements are repeated several times, in order to ensure accuracy of the syndrome- and flag-qubit measurements; this constitutes a large burden in terms of additional gate overhead and depth costs associated with executing a quantum algorithm on a quantum computer [3]. However, in a recent paper [27], it was shown that the gate overhead for Shor-style syndromeextraction circuit sequences could be greatly reduced for a large number of stabilizer-code classes, including the wellknown CSS codes. For the Steane code in particular, one usually requires up to 24 stabilizer measurements in order to guarantee fault tolerance. By analyzing the possible errors contingent upon error propagation, it was systematically shown that the length of the Shor protocol could be reduced to only 7 stabilizer measurements, if one considers not only the six typical stabilizer generators, but additionally higherweight, mixed-qubit support, and mixed-Pauli stabilizer el-

^{*}These authors contributed equally to this work. The corresponding author for this work is Matthew Steinberg.



Fig. 1. Two syndrome-extraction circuits are shown in A) and B) for measuring the syndromes of the stabilizer ZZZZ. A) is not fault tolerant, as the propagation of a Z-error can perniciously lead to a logical error which is undetectable; B) however, is fault tolerant, as the propagated errors are detected by the flag-qubit measurement, which is carried out in the X-basis. The red star marks the detection of the propagated error via X-basis measurement. Syndrome-qubit measurement is realized in the Z-basis for the protocols under consideration.

ements which reside in the full stabilizer group of $2^{(n-k)}$ elements.

In this work, we adapt the analysis proposed in [27] to the context of flag fault-tolerant quantum-error correction. As flag fault-tolerant quantum-error correction suffers from the same gate-overhead issues as other known fault-tolerance protocols [3], we show that the syndrome-extraction sequences for the [[5,1,3]] code can be reduced in the case of propagatederror detection. Additionally, we find that the [[7, 1, 3]] Steane code's flag syndrome-extraction circuit can also be reduced for the case of non-trivial syndrome- and flag-qubit measurement outcomes. We show several example protocols which are required to ensure a fault-tolerant lookup table (LUT), while providing a decrease in the range of 25-50% fewer two-qubit gates in a particular subround when compared to measuring all of the stabilizers in the same subround from the protocol in [4]. We systematically test these new protocols against the state-of-the-art procedure from [4], and find pseudothreshold improvements in the range of 3.64% - 11.16% as a result. We believe that further refinement of our proposal is possible, as well as generalizations to other codes.

The remainder of this paper is structured as follows: Section II summarizes the original flag protocol and introduces relevant terminology, as presented in [4]; Section III presents the structure of our new flag fault-tolerance protocols; Section IV shows the results and analysis of our pseudothreshold simulation, performed using Qiskit [28]; finally, we provide concluding comments in Section V.

II. BACKGROUND

Two simple syndrome-extraction circuits for one of the stabilizers of the Steane code is shown in Figure 1. The core of the flag technique involves appending an additional qubit to the syndrome qubit with the goal of tracking propagated errors. As shown in Figure 1A), an imperfectly executed CX gate can spawn an extra Z error. This Z error undergoes unitary evolution and evolves into a ZZ error after each of the following two CX gates. Upon measuring the syndrome qubit in the Z basis, the propagated errors will not be detected. As such, a possible solution is to add one extra ancilla qubit (in the case of distance-3 codes), prepare it in the $|+\rangle$ state, and entangle it with the original syndrome qubit (prepared in the $|0\rangle$ state); this is shown in Figure 1B), and is known as a flag qubit. In this setting, the errors can propagate throughout the circuit, but due to the properties of the entangled flag qubit, a measurement in the X-basis reveals that an error has propagated (marked with a red star in Figure 1).

However, measuring only one stabilizer generator is not sufficient in order to completely identify and diagnose an error. In [4], two *subrounds* of six stabilizer measurements are performed; the first subround is executed with an additional flag ancilla, and the second, carried out only in the event of a non-trivial syndrome- or flag-qubit measurement (i.e. if syndrome- and flag-qubit measurement outcomes are $[s, f] \in \{[1,0], [0,1], [1,1]\}$, where [s, f] refers to the syndrome- and flag-qubit measurements), is implemented with only syndrome qubits. Figures 2 and 3 display the original protocols from [4]. In this work, we construct three new fault-tolerant protocols with the same general structure.

The original protocol from [4] for the Steane and [[5, 1, 3]]codes proceeds as follows. In the first subround, depicted on the left-hand column of Figure 3, the stabilizer generators are measured with the extra flag ancilla qubit. If the Z- and X-measurement outcomes are trivial (i.e. [s, f] = [0, 0]), then the next generator is successively measured, until all (n-k) generators which define the code are measured. If the measurement outcomes [s, f] are non-trivial, then the first subround ends, and a second subround begins; here, all generators are measured once again, but without flag ancilla qubits. Once all generators are measured and syndromes are stored classically, decoding via an LUT commences. In the case of CSS codes, decoding is performed separately for Xand Z-type stabilizer generators, as shown in Figure 2 and labeled as "X-/Z-LUT", to denote corrections applied after measuring X-/Z-type stabilizers. The original flag protocol is displayed for two example codes, the [[5, 1, 3]] and the Steane codes, in Figures 2 and 3.

As is evidenced from Figures 2 and 3, the original flag protocol utilizes only the (n-k) stabilizer generators used to define a stabilizer code. In the following section, we detail our syndrome-extraction circuit reductions by employing particular elements of the stabilizer group which are not generators, i.e. other stabilizer operators from the stabilizer group of size $2^{(n-k)}$ elements.



Fig. 2. A diagram depicting the original flag fault-tolerance protocol from [4] for the Steane code. Here, the starting and endpoints of the protocol are denoted with blue circles on the top and bottom of the figure. Green lines emphasize trivial syndrome/flag measurements in the first subround, and subsequent flagged stabilizer measurements; the notation $(\cdot)_f$ denotes a flagged stabilizer, while $(\cdot)_s$ denotes unflagged stabilizers. Red lines highlight non-trivial syndrome/flag measurements in the first subround, which lead to unflagged stabilizer measurements in the second subround. Concordant with typical decoding schemes for CSS codes, unflagged X-type stabilizer measurements and corrections are applied first via a lookup table (LUT), with Z-type measurements and corrections afterward. After performing an LUT correction, the protocol effectively ends; alternatively, if the first subround terminates with all syndrome pairs [s, f] trivial, then the protocol ends, as well.

III. SHORTENED FLAG PROTOCOLS USING ELEMENTS OF THE FULL STABILIZER GROUP

Although the original protocols from [4] paved the way for the first experiments in fault tolerance, such protocols are not optimal in the numbers of minimal and maximal two-qubit gate counts, as complete syndrome-extraction circuits require between 4 and 8 stabilizer measurements for the [[5,1,3]] code, and between 6 and 12 syndrome measurements for the Steane code. This results in circuit gate counts between 24 and 40 two-qubit gates for the [[5,1,3]] code, and between 36 and 60 for the Steane code.

The stabilizer group contains a total of $2^{(n-k)}$ stabilizer operators, of which a particular subset can be utilized in order to create a fault-tolerant syndrome-extraction circuit. Using this approach, reductions in the total number of two-qubit gate can be devised. We present here three examples of possible reductions. These shorter sequences apply only to each of the subrounds proposed in [4], and we address separately the cases of a non-trivial syndrome-qubit measurement outcomes versus a non-trivial flag-qubit measurement outcomes.



Fig. 3. A diagram depicting the original flag fault-tolerance protocol from [4] for the [[5, 1, 3]] code. Here, most of the protocol is similar or the same as in Figure 2; however no separation between X- and Z-type stabilizers is given due to the structure of the [[5, 1, 3]] code. As such, decoding in the second subround is achieved by accounting for both Pauli error types in the same LUT.

A. Fault-Tolerance Reductions for the [[5,1,3]] Code

Let us first consider the syndrome-extraction circuit for the [[5, 1, 3]] code; a diagram for the protocol is shown in Figure 4. In the protocol proposed in [4], the first subround begins by measuring the four weight-4 (w = 4) stabilizer generators {XZZXI, IXZZX, XIXZZ, ZXIXZ} with flagqubit ancillas; if a non-trivial syndrome is detected for the flagged generator XZZXI, we proceed by measuring the four same generators without the flag in the second subround. However, if there is a non-trivial flag-qubit measurement outcome, then we measure again the same stabilizer in the second subround without a flag, and then proceed to measure the stabilizer YXXYI; the measurement outcome of this stabilizer then leads to a third subround, in which we measure ZIZYY in the case of a trivial syndrome (s = 0), and XIXZZ for the case when s = 1. Such a variation can be repeated for all of the [[5, 1, 3]] code's generators, in which the third stabilizer in the subround measured always shares the same qubit support as the flag-triggering stabilizer from the first subround (i.e. a stabilizer generator XZZXI measured first gives rise to measuring YXXYI third).

It can be shown that the resulting LUT is fault tolerant, as all resulting syndromes are unique and non-trivially map to lowest-weight Pauli corrections. In particular, the second subround in [4] requires that all four generators must be again measured without flags. The resulting four-bit syndromes are unique and non-trivial. However, as an example, there are only seven possible inequivalent propagated errors indicated by the non-trivial flag for the first stabilizer; these errors are: *IIZXI*,*IXZXI*,*IYZXI*,*IZZXI*,*IIIXI*,*IIXXI*, and *IIYXI*. As the classical Shannon entropy provides a



Fig. 4. The new [[5, 1, 3]] code protocol. Note that our protocol utilizes 25% less gates than the original method proposed in [4] when propagated errors are detected. When no errors are detected, the protocol proceeds in exactly the same fashion as in the original protocol.

lower bound on the number of bits needed to distinguish Pauli errors [29], one can show that three bits (and hence three stabilizer measurements) are needed to distinguish these remaining errors. To ensure fault tolerance, inequivalent errors are mapped to distinct, non-trivial syndrome patterns, so that the trivial syndrome corresponds to a measurement error. We observe that these Pauli checks have different operators only on qubits two and three (from left to right), so the stabilizers chosen to distinguish them must have support on at least one of these qubits. The support of the stabilizer on the remaining qubits does not affect the syndrome information used to differentiate them. Thus, in contrast to the approach from [4], we design our second-round unflagged stabilizer checks by first measuring a stabilizer with support on both qubits two and three, and then following with a corresponding stabilizer from outside the standard generator set, since the Pauli support on qubits two and three can be different. The last stabilizer is chosen such that support is contained only on qubit two or three.

As shown in Figure 4, our protocol reduces the gate count by 25% for the second subround, in the case of propagated errors. For the case of no errors, the protocol proceeds exactly as the original, by measuring all four stabilizer generators. As the number of faulty positions in the circuit are decreased, we expect that an increase in the pseudothreshold should be discernible as well, and indeed this is the case, as discussed in Section IV.

B. Fault-Tolerance Reductions for the Steane Code

More invasive changes can be made in the case of the [[7, 1, 3]] Steane code. For example, when measuring the first stabilizer generator, IIIXXXX, with a flag



Fig. 5. The first new protocol introduced for the Steane code. Here, we modify the second subround of the flag protocol for both the cases of the flag firing or the syndrome firing. In the worst case, this reduction gives a lower gate count by 33%.

gadget, the resulting inequivalent correlated errors, indicated by a non-trivial flag measurement, belong to the set *IIIIIXX*, *IIIIXXX*, *IIIIYXX*, *IIIIZXX*,

IIIIIIX, IIIIIYX, IIIIIZX. Due to the weight w of the stabilizer (w = 4 for the Steane code generators), as well as the flag qubit, we again count seven possibilities, and construct the subsequent stabilizer measurements such that these can be distinguished with three syndrome bits. Fault tolerance again requires that the syndromes corresponding to these errors be non-trivial and unique. Since these errors only differ on qubits five and six for the first stabilizer (i.e. the qubit support of the first stabilizer generator is only affected by qubits five and six), the following sequence gives faulttolerant correction rules: we measure the same stabilizer generator again (in this case, IIIXXXX); then, we measure its conjugate (IIIZZZZ); finally, we measure the third stabilizer as follows. If the IIIXXXX measurement (without flag) returned (s = 0) as the measurement outcome, we measure the stabilizer ZIZIZIZ; otherwise, we measure XIXIXIX. By analogy, our new sequences reduce the total stabilizer measurements from 6 down to 3 in the corresponding branches of the flag protocol (a reduction in the second subround by 50%). Note that the decoding step is in the conventional CSS style, which decodes Z and X errors separately. This protocol only utilizes the standard stabilizer generators.

One can perform a further reduction in circuit depth for the cases when flag-qubit measurement outcomes are trivial, but the syndrome-qubit measurement outcome is non-



Fig. 6. The second new protocol introduced for the Steane code. Here, we modify the first subround of the flag protocol, instead of the second, by measuring three flagged w = 6 stabilizers. This reduction lowers the two-qubit gate count by 33% in the worst-case scenario, but is only lowered when compared with two or more w = 4 generators measured in the first subround.

trivial (i.e. the case of [s, f] = [1, 0]). For instance, if the first stabilizer (IIIXXXX) measurement with the flag gadget returns a trivial flag-qubit measurement outcome but a non-trivial syndrome-qubit measurement outcome, then, the minimum set of errors which could have resulted in this measurement outcome are single-qubit Pauli errors IIIZIII, IIIIZII, IIIIIZI, IIIIIIZ, IIIYIII, IIIIYII, IIIIIYI, IIIIIIY, or a measurement error. To uniquely distinguish these nine possibilities in a manner ensuring fault tolerance, we modify the conventional sequence of six stabilizer measurements: all three X-type stabilizer generators (IIIXXXX, IXXIIXX, XIXIXIX) are measured to decode the Z component of the errors unambiguously; next, only one more bit of information is required to distinguish between pure Z or Y errors, since the possible locations for these errors detected by the first stabilizer are the same. This information is provided by measuring a single (conjugate) stabilizer IIIZZZZ, which is trivial for the Z errors, and non-trivial for the Y errors. This logic extends to the other stabilizer measurements in a straightforward manner, and brings down the number of stabilizer measurements from 6 to 4 (a reduction of 33%). One should note that for the [[5, 1, 3]] code, this line of reasoning regarding syndrome-qubit measurement outcomes would require measuring 4 stabilizers, which would give no reduction compared to measuring the 4 standard stabilizer generators; as such, we conclude that this approach may not be capable of reducing gate overhead further for the [[5, 1, 3]] code. The Steane-code protocol is graphically depicted in Figure 5.

Finally, one may additionally modify the first subround, which contains flag qubits in our approach. Here we present an alternative FT protocol for the Steane code, which utilizes three w = 6 stabilizers, instead of the typical six w = 4 generators. This new protocol is shown in Figure 6. In this way, we guarantee that a reduction is possible in the worst-case scenario, from six w = 4 measurements with a total of 36 gates, to three w = 6 stabilizers with a total of 24 gates (a



Fig. 7. Pseudothresholds results from the Qiskit simulation; the x-axis denotes the physical error rate p_{phys} , and the y-axis depicts logical error rate p_L . The pseudothresholds obtained in our work are better than the protocol used in [4]. However, our protocols use significantly less two-qubit gates. The pseudothreshold values found were: 3.5729×10^{-3} for the unmodified [[5, 1, 3]] code (Figure 3); 3.7030×10^{-3} for [[5, 1, 3]] code with the f = 1reduction, an improvement of 3.64% (Figure 4); 2.1927×10^{-3} for the unmodified Steane-code protocol (Figure 2); 2.4302×10^{-3} for the Steane code with the f = 1 and s = 1 reductions, an improvement of 11.16%(Figure 5); and 2.3611×10^{-3} for the Steane code with the first-subround reduction, an improvement of 7.68% (Figure 6). For these simulations, error bars were too small to be seen easily in the plot. These simulations are freely available and open-source via https://github.com/dhruvbhq/lowdepthflagqec.

reduction of 33%). Additionally, our first-subround approach reduces the number of measurement outcomes from 6 to 3, half as many as in [4]. Still, there are several cases where this protocol does not reduce gate overhead. For example, one may utilize less two-qubit gates in the case of only the first generator yielding non-trivial syndrome outcomes for the original protocol; in the first subround, our new protocol would utilize 8 two-qubit gates, compared with 6 for the original. On average though, one can expect high savings in terms of gate overhead, as all other first-subround cases lead to gate reductions.

IV. RESULTS

Our simulations were performed on the DelftBlue supercomputer [30]. More explicitly, we used: 384 cores from Intel Xeon compute nodes, each of 3.0 GHz; 192 GB of memory; and 480 GB of hard-drive space. All protocols were performed exactly as described, except for an extra perfect round of stabilizer measurement and correction, as in [1], [4], [31]. For our simulations, we utilized a Monte Carlo wavevector simulation using Qiskit [28] with 10⁷ trials per data point below physical error rate $p_{phys} = 10^{-3}$, and 10^6 trials for $p_{phys} > 10^{-3}$, in order to save processor usage time.

Our noise model consists of independent and identicallydistributed errors (iid). More specifically, we consider a circuitlevel depolarizing noise model with the following parameters, in line with [4]:

- With probability p, each two-qubit gate is followed by a two-qubit Pauli error drawn uniformly from $\{I, X, Y, Z\}^{\otimes 2} \setminus \{I \otimes I\}.$
- With probability $\frac{4p}{15}$, preparation of the $|0\rangle$ state is replaced with $|1\rangle = X |0\rangle$. Likewise, a preparation of the $|+\rangle$ state would be equivalently replaced with $|-\rangle = Z |+\rangle$.
- With probability $\frac{4p}{15}$, measurement outcomes are flipped.
- No idling error is considered.
- The initial state encoding is considered to be noiseless.
- Single-qubit gates are taken to be noiseless.

Other more-sophisticated error models exist and have been tested with the flag protocol, in addition to several experimental realizations [23]–[26]. We chose the error-model above since our goal is to compare against the original flag-protocol proposed in [4].

As shown in Figure 7, our proposals outperform those mentioned in [4], particularly in the Qiskit simulations, where improvements of 3.64%, 11.16%, and 7.68% were found for the new [[5, 1, 3]] and both new Steane code protocols, respectively. Such an improvement comes of course as no surprise, as our protocols permit less opportunities for errors to propagate throughout the circuit. One may also consider error models which include idling noise [1], but we will save such exploration for future work.

V. CONCLUSION

In this work, we have investigated flag-style error correction and constructions of fault-tolerant syndrome-extraction circuit sequences, showing that elements from the full stabilizer group can permit reductions in overall gate overhead. We have focused on the [[5, 1, 3]] and [[7, 1, 3]] Steane codes, finding that reductions exist. As such, we report lower two-qubit gate counts (per subround) by 25% for the second subround's f = 1branch in the new [[5, 1, 3]] protocol (Figure 4), 33 – 50% for the Steane code's s = 1, f = 1 protocol (Figure 5), and 33% for the Steane code's first-subround-reduction protocol (Figure 6). In our pseudothreshold simulation, all reductions lead to concrete improvements over results from previouslyestablished protocols.

Our work also shows that much optimization is left at the level of quantum compilation before running stabilizer circuits on hardware; indeed, several studies have shown that topological-graph properties associated with circuit-level qubit interactions play an important role in suppressing errors for NISQ-era algorithms [32]–[35], and error-correction algorithms are no exception. It would be interesting to evaluate whether such lower-depth syndrome-extraction sequences as ours would be amenable still to NISQ-era devices, given their restricted connectivity, and whether or not current strategies such as parallel syndrome extraction [10] could be utilized for further gate reductions.

Finally, recent research has proposed a unifying framework for fault tolerance, utilizing the ZX-calculus [36]; this opens

up the possibility for systematic optimization of stabilizermeasurement sequences. Answering this question will be the subject of future work.

VI. ACKNOWLEDGEMENTS

We thank Aritra Sarkar for insightful discussions. MS and SF are grateful for support from the Intel Corporation. CGA is supported by the QuantERA grant EQUIP, by the Ministerio de Ciencia e Innovación and Agencia Estatal de Investigación, MCIN/AEI/10.13039/501100011033 and by the European Union "NextGenerationEU"/PRTR". DE is supported in part by the JST Moonshot R&D program under Grant JPMJMS226C.

REFERENCES

- C. Chamberland and M. E. Beverland, "Flag fault-tolerant error correction with arbitrary distance codes," *Quantum*, vol. 2, p. 53, Feb. 2018. [Online]. Available: https://doi.org/10.22331/q-2018-02-08-53
- [2] B. M. Terhal, "Quantum error correction for quantum memories," *Rev. Mod. Phys.*, vol. 87, pp. 307–346, Apr 2015. [Online]. Available: https://link.aps.org/doi/10.1103/RevModPhys.87.307
- [3] A. W. Cross, D. P. DiVincenzo, and B. M. Terhal, "A comparative code study for quantum fault-tolerance," 2009.
- [4] R. Chao and B. W. Reichardt, "Quantum error correction with only two extra qubits," *Phys. Rev. Lett.*, vol. 121, p. 050502, Aug 2018. [Online]. Available: https://link.aps.org/doi/10.1103/PhysRevLett.121.050502
- [5] B. W. Chao, Rui & Reichardt, "Fault-tolerant quantum computation with few qubits," *npj Quantum Information*, vol. 4, no. 1, p. 42, 2018.
- [6] T. J. Yoder and I. H. Kim, "The surface code with a twist," *Quantum*, vol. 1, p. 2, Apr. 2017. [Online]. Available: https: //doi.org/10.22331/q-2017-04-25-2
- [7] R. Chao and B. W. Reichardt, "Flag fault-tolerant error correction for any stabilizer code," *PRX Quantum*, vol. 1, p. 010302, Sep 2020. [Online]. Available: https://link.aps.org/doi/10.1103/PRXQuantum.1.010302
- [8] P. Prabhu and B. W. Reichardt, "Fault-tolerant syndrome extraction and cat state preparation with fewer qubits," in 16th Conference on the Theory of Quantum Computation, Communication and Cryptography (TQC 2021). Schloss Dagstuhl-Leibniz-Zentrum für Informatik, 2021.
- [9] C. Chamberland, G. Zhu, T. J. Yoder, J. B. Hertzberg, and A. W. Cross, "Topological and subsystem codes on low-degree graphs with flag qubits," *Phys. Rev. X*, vol. 10, p. 011022, Jan 2020. [Online]. Available: https://link.aps.org/doi/10.1103/PhysRevX.10.011022
- [10] B. W. Reichardt, "Fault-tolerant quantum error correction for steane's seven-qubit color code with few or no extra qubits," *Quantum Science* and Technology, vol. 6, no. 1, p. 015007, 2020.
- [11] M. Gutiérrez, M. Müller, and A. Bermúdez, "Transversality and lattice surgery: Exploring realistic routes toward coupled logical qubits with trapped-ion quantum processors," *Phys. Rev. A*, vol. 99, p. 022330, Feb 2019. [Online]. Available: https://link.aps.org/doi/10.1103/PhysRevA. 99.022330
- [12] B. Anker and M. Marvian, "Flag gadgets based on classical codes," 2022.
- [13] T. Tansuwannont, C. Chamberland, and D. Leung, "Flag fault-tolerant error correction, measurement, and quantum computation for cyclic calderbank-shor-steane codes," *Phys. Rev. A*, vol. 101, p. 012342, Jan 2020. [Online]. Available: https://link.aps.org/doi/10.1103/PhysRevA. 101.012342
- [14] C. Chamberland, A. Kubica, T. J. Yoder, and G. Zhu, "Triangular color codes on trivalent graphs with flag qubits," *New Journal of Physics*, vol. 22, no. 2, p. 023019, 2020.
- [15] T. Tansuwannont and D. Leung, "Achieving fault tolerance on capped color codes with few ancillas," *PRX Quantum*, vol. 3, p. 030322, Aug 2022. [Online]. Available: https://link.aps.org/doi/10.1103/ PRXQuantum.3.030322
- [16] —, "Fault-tolerant quantum error correction using error weight parities," *Phys. Rev. A*, vol. 104, p. 042410, Oct 2021. [Online]. Available: https://link.aps.org/doi/10.1103/PhysRevA.104.042410
- [17] C. Chamberland and A. W. Cross, "Fault-tolerant magic state preparation with flag qubits," *Quantum*, vol. 3, p. 143, May 2019. [Online]. Available: https://doi.org/10.22331/q-2019-05-20-143
- [18] C. Chamberland and K. Noh, "Very low overhead fault-tolerant magic state preparation using redundant ancilla encoding and flag qubits," *npj Quantum Information*, vol. 6, no. 1, p. 91, 2020.
- [19] Y. Shi, C. Chamberland, and A. Cross, "Fault-tolerant preparation of approximate gkp states," *New Journal of Physics*, vol. 21, no. 9, p. 093007, 2019.
- [20] A. Rodriguez-Blanco, A. Bermudez, M. Müller, and F. Shahandeh, "Efficient and robust certification of genuine multipartite entanglement in noisy quantum error correction circuits," *PRX Quantum*, vol. 2, p. 020304, Apr 2021. [Online]. Available: https://link.aps.org/doi/10.1103/ PRXQuantum.2.020304
- [21] D. M. Debroy and K. R. Brown, "Extended flag gadgets for lowoverhead circuit verification," *Phys. Rev. A*, vol. 102, p. 052409, Nov 2020. [Online]. Available: https://link.aps.org/doi/10.1103/PhysRevA. 102.052409

- [22] L. Lao and C. G. Almudever, "Fault-tolerant quantum error correction on near-term quantum processors using flag and bridge qubits," *Phys. Rev. A*, vol. 101, p. 032333, Mar 2020. [Online]. Available: https://link.aps.org/doi/10.1103/PhysRevA.101.032333
- [23] C. Ryan-Anderson, J. Bohnet, K. Lee, D. Gresh, A. Hankin, J. Gaebler, D. Francois, A. Chernoguzov, D. Lucchetti, N. Brown *et al.*, "Realization of real-time fault-tolerant quantum error correction," *Physical Review X*, vol. 11, no. 4, p. 041058, 2021.
- [24] J. Hilder, D. Pijn, O. Onishchenko, A. Stahl, M. Orth, B. Lekitsch, A. Rodriguez-Blanco, M. Müller, F. Schmidt-Kaler, and U. Poschinger, "Fault-tolerant parity readout on a shuttling-based trapped-ion quantum computer," *Physical Review X*, vol. 12, no. 1, p. 011032, 2022.
- [25] M. Åbobeih, Y. Wang, J. Randall, S. Loenen, C. Bradley, M. Markham, D. Twitchen, B. Terhal, and T. Taminiau, "Fault-tolerant operation of a logical qubit in a diamond quantum processor," *Nature*, vol. 606, no. 7916, pp. 884–889, 2022.
- [26] L. Postler, S. Heuβen, I. Pogorelov, M. Rispler, T. Feldker, M. Meth, C. D. Marciniak, R. Stricker, M. Ringbauer, R. Blatt *et al.*, "Demonstration of fault-tolerant universal quantum gate operations," *Nature*, vol. 605, no. 7911, pp. 675–680, 2022.
- [27] N. Delfosse and B. W. Reichardt, "Short shor-style syndrome sequences," arXiv preprint arXiv:2008.05051, 2020.
- [28] Qiskit contributors, "Qiskit: An open-source framework for quantum computing," 2023.
- [29] M. Nielsen and I. Chuang, Quantum Computation and Quantum Information. Cambridge University Press, Cambridge, UK, 2010, no. ISBN 978-1-107-00217-3.
- [30] Delft High Performance Computing Centre (DHPC), "DelftBlue Supercomputer (Phase 1)," https://www.tudelft.nl/dhpc/ark: /44463/DelftBluePhase1, 2022.
- [31] A. Jayashankar, M. D. H. Long, H. K. Ng, and P. Mandayam, "Achieving fault tolerance against amplitude-damping noise," *Phys. Rev. Res.*, vol. 4, p. 023034, Apr 2022. [Online]. Available: https://link.aps.org/doi/10.1103/PhysRevResearch.4.023034
- [32] M. A. Steinberg, S. Feld, C. G. Almudever, M. Marthaler, and J.-M. Reiner, "Topological-graph dependencies and scaling properties of a heuristic qubit-assignment algorithm," *IEEE Transactions on Quantum Engineering*, vol. 3, pp. 1–14, 2022.
- [33] M. Bandic, H. Zarein, E. Alarcon, and C. G. Almudever, "On structured design space exploration for mapping of quantum algorithms," in 2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS), 2020, pp. 1–6.
- [34] M. Bandić, C. G. Almudever, and S. Feld, "Interaction graph-based profiling of quantum benchmarks for improving quantum circuit mapping techniques," *arXiv preprint arXiv:2212.06640*, 2022.
- [35] M. Bandic, S. Feld, and C. G. Almudever, "Full-stack quantum computing systems in the nisq era: algorithm-driven and hardware-aware compilation techniques," in 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2022, pp. 1–6.
- [36] H. Bombin, D. Litinski, N. Nickerson, F. Pastawski, and S. Roberts, "Unifying flavors of fault tolerance with the zx calculus," *arXiv preprint* arXiv:2303.08829, 2023.