Intelligent voltage ramp-up time adaptation for temperature noise reduction on memory-based PUF systems

AMMO Cortez, S Hamdioui, A Kaichouhi, V van der Leest, R Maes, GJ Schrijen

Research output: Contribution to journal › Article › Scientific › peer-review

Original language	English
Pages (from-to)	1162-1175
Number of pages	14
Journal	IEEE Transactions on Computer - Aided Design of Integrated Circuits and Systems
Volume	34
Issue number	7
DOIs	https://doi.org/10.1109/TCAD.2015.2422844
Publication status	Published - 2015

Harvest
Date of publication 14-4-2015

Access to Document

@article{686d534e4bfa40248823c7059ca80df9,

title = "Intelligent voltage ramp-up time adaptation for temperature noise reduction on memory-based PUF systems",

author = "AMMO Cortez and S Hamdioui and A Kaichouhi and {van der Leest}, V and R Maes and GJ Schrijen",

note = "Harvest Date of publication 14-4-2015",

year = "2015",

doi = "10.1109/TCAD.2015.2422844",

language = "English",

volume = "34",

pages = "1162--1175",

journal = "IEEE Transactions on Computer - Aided Design of Integrated Circuits and Systems",

issn = "0278-0070",

publisher = "Institute of Electrical and Electronics Engineers (IEEE)",

number = "7",

}

TY - JOUR

T1 - Intelligent voltage ramp-up time adaptation for temperature noise reduction on memory-based PUF systems

AU - Cortez, AMMO

AU - Hamdioui, S

AU - Kaichouhi, A

AU - van der Leest, V

AU - Maes, R

AU - Schrijen, GJ

N1 - Harvest Date of publication 14-4-2015

PY - 2015

Y1 - 2015

U2 - 10.1109/TCAD.2015.2422844

DO - 10.1109/TCAD.2015.2422844

M3 - Article

SN - 0278-0070

VL - 34

SP - 1162

EP - 1175

JO - IEEE Transactions on Computer - Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer - Aided Design of Integrated Circuits and Systems

IS - 7

ER -